A Dividerless Ring Oscillator PLL With 250fs Integrated Jitter Using Sampled Lowpass Filter

Document Details

Document Type

Pub Defense Publication

Publication Date

Nov 01, 2020

Source ID

10.1109/tcsii.2020.2977025

Entities