Device-Circuit Cosimulation for Energy Efficiency in Sub-10-nm Gate Length Logic and Memory

Document Details

Document Type

Pub Defense Publication

Publication Date

Jul 01, 2016

Source ID

10.1109/ted.2016.2567385

Entities