Fault Modeling of ECL for High Fault Coverage of Physical Defects
Abstract
Bipolar Emitter Coupled Logic (ECL) devices can now be fabricated at higher densities and consumes much lower power. Behaviour of simple and complex ECL gates are examined in the presence of physical faults. The effectiveness of the classical stuck-at model in representing physical failures in ECL gates is examined. It is shown that the conventional stuck-at fault model cannot represent a majority of circuit level faults. A new augmented stuck-at fault model is presented which provides a significantly higher coverage of physical failures. The model may be applicable to other logic families that use logic gates with both true and complementary outputs. A design for testability approach is suggested for on-line detection of certain error conditions occurring in gates with true and complementary outputs which is a normal implementation for ECL devices.
Document Details
- Document Type
- Pub Defense Publication
- Publication Date
- Jan 01, 1996
- Source ID
- 10.1155/1996/80472
Entities
People
- Anura P. Jayasumana
- Sankaran M. Menon
- Yashwant K. Malaiya
Organizations
- Colorado State University
- Office of Naval Research
- South Dakota School of Mines and Technology