On Self-Checking Design of CMOS Circuits for Multiple Faults

Abstract

A technique for designing totally self-checking (TSC) FCMOS (Fully Complementary MOS) designs for multiple faults is presented in this paper. The existing techniques for self checking design consider only single faults, and suffer from high silicon area overhead. The multiple faults considered in this paper are multiple breaks, multiple transistors stuck-offs and multiple transistors stuck-ons. Starting from FCMOS design, small modifications (addition of two-weak transistors) make the original circuit totally self-checking. Experiemntal results show the overhead, delay and power consumption for the proposed technique. This paper also presents a technique for designing multistage TSC FCMOS circuits.

Document Details

Document Type
Pub Defense Publication
Publication Date
Jan 01, 1998
Source ID
10.1155/1998/37237

Entities

People

  • Alvernon Walker
  • Fadi Busaba
  • Parag K. Lala

Organizations

  • Office of Naval Research

Tags

Fields of Study

  • Engineering

Readers

  • Adaptive Control and Estimation with Uncertainty in Dynamic Systems.
  • Integrated Circuit Design and Technology.
  • Rehabilitation and Prosthetic Care for Military Service Members and Veterans with Limb Loss or Disability.