

UNCLASSIFIED

AD 4 2 3 7 4 2

DEFENSE DOCUMENTATION CENTER

FOR

SCIENTIFIC AND TECHNICAL INFORMATION

CAMERON STATION, ALEXANDRIA, VIRGINIA



UNCLASSIFIED

NOTICE: When government or other drawings, specifications or other data are used for any purpose other than in connection with a definitely related government procurement operation, the U. S. Government thereby incurs no responsibility, nor any obligation whatsoever; and the fact that the Government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use or sell any patented invention that may in any way be related thereto.

TR-1154

DESIGN PROCEDURE
FOR A TRANSISTOR RING COUNTER

Ira R. Marcus

15 October 1963



HARRY DIAMOND LABORATORIES
FORMERLY: DIAMOND ORDNANCE FUZE LABORATORIES
ARMY MATERIEL COMMAND

WASHINGTON 25, D. C.

HARRY DIAMOND LABORATORIES

Robert W. McEvoy
LtCol, Ord Corps
Commanding

B. M. Horton
Technical Director

MISSION

The mission of the Harry Diamond Laboratories is:

(1) To perform research and engineering on systems for detecting, locating, and evaluating targets; for accomplishing safing, arming, and munition control functions; and for providing initiation signals: these systems include, but are not limited to, radio and non-radio proximity fuzes, predictor-computer fuzes, electronic timers, electrically-initiated fuzes, and related items.

(2) To perform research and engineering in fluid amplification and fluid-actuated control systems.

(3) To perform research and engineering in instrumentation and measurement in support of the above.

(4) To perform research and engineering in order to achieve maximum immunity of systems to adverse influences, including counter-measures, nuclear radiation, battlefield conditions, and high-altitude and space environments.

(5) To perform research and engineering on materials, components, and subsystems in support of above.

(6) To conduct basic research in the physical sciences in support of the above.

(7) To provide consultative services to other Government agencies when requested.

(8) To carry out special projects lying within installation competence upon approval by the Director of Research and Development, Army Materiel Command.

(9) To maintain a high degree of competence in the application of the physical sciences to the solution of military problems.

The findings in this report are not to be construed as an official Department of the Army position.

UNITED STATES ARMY MATERIEL COMMAND
HARRY DIAMOND LABORATORIES
WASHINGTON 25, D.C.

DA-1P523801A300
AMCMS Code 5523.11.624
HDL Proj 46345

TR-1154

15 October 1963

DESIGN PROCEDURE FOR A TRANSISTOR RING COUNTER

Ira R. Marcus

FOR THE COMMANDER:
Approved by



Robert S. Hoff
R. S. Hoff
Chief, Laboratory 400

Qualified requesters may obtain copies of this report from
Defense Documentation Center
5010 Duke Street
Alexandria, Virginia

CONTENTS

ABSTRACT	5
1. INTRODUCTION	5
2. THE RING COUNTER	5
3. DERIVATION OF DESIGN PROCEDURE	8
3.1 Voltage Required to Shift	11
3.2 Voltage Requirements for Turning an ON Stage OFF when Driven on Both Buses Symmetrically	12
3.3 Design Condition to Eliminate Two Stages from Being ON at One Time	13
3.3.1 Case I - z Resistors Have Infinite Resistance	14
3.3.2 Case II - z Is Finite	15
3.4 High-Frequency Considerations	15
3.5 Design Procedure	16
3.5.1 Design Example 1: A Low-Power, Low-Frequency, Counter	18
3.5.2 Design Example 2: A High-Speed Counter	19

ABSTRACT

A design procedure for the transistor ring counter is derived. Using this procedure a 30- μ w decade ring counter and a 500-kc decade ring counter were built. Both operated satisfactorily.

1. INTRODUCTION

Digital electronic timers and programmers require countdown circuits to accumulate time base pulses. When the countdown circuits are in the proper state, logic circuits give out output signals. Transistor ring counters are one type of countdown circuit. Reference 1 describes a particular type of transistor ring counter circuit that appears to be useful in many applications. No design procedure is known to be published that would enable the circuit to be adapted for use under various conditions. The purpose of this report is to derive a design procedure for this circuit and to analyze it so that its performance is predictable.

A transistor ring counter is a series of identical stages connected in a ring. A stage of the ring counter to be analyzed is shown in figure 1. The chief advantage of this circuit for ordnance applications is its low power capability. In one of the examples demonstrating the design procedure, a 10-stage ring counter was built that required only 30 μ w for operation from -55° to $+75^{\circ}$ C. Another advantage of the ring counter is that no matrix is required to read out the information in the counter. A disadvantage, compared with binary counting, is that the ring counter requires more components to divide by a given number. When extensive counting or division is required, one of the stages of the ring is used as an output to feed another ring. This cascading may be repeated as many times as required. In some cases a simple buffer driver is required between rings.

2. THE RING COUNTER

Figure 1 shows a single stage of the ring counter being considered. When both transistors are not conducting, the circuit is stable since the base-emitter junction of both the NPN and PNP transistors are not forward biased. When both transistors are conducting, both base-emitter junctions are forward biased and the circuit is stable. Partial conduction is not a stable condition, and the stage is either ON or OFF; therefore the stage is a two-stage device. The z resistors are used to provide low-resistance base-to-emitter paths for transistors that require this condition to suppress excessive leakage at elevated temperatures.

Figure 2 shows how the single stages may be connected to form a ring counter. The emitters of all the NPN transistors share a common emitter resistor p_1 . Similarly, the emitters of all the PNP transistors share a common resistor of identical value p_2 . The purpose of these resistors is to insure that only one stage is ON at any one time. When one stage is ON, the voltage drop across these resistors back-biases all the junctions of the remaining transistors and holds them all OFF. A




Figure 1. Ring counter stage.




Figure 2. Transistor ring counter.

shift register may be made by deleting both resistors and allowing more than one stage to be ON at one time. The stages are coupled by a capacitor between either collector of stage r and the base of the corresponding transistor of stage $r + 1$. Moving the position of the ON stage within the ring is accomplished by turning the ON stage OFF and allowing the next stage to be pulsed ON by the coupling capacitor. This may be done by putting a positive shift pulse on the emitter bus line of the NPN transistors, or a negative pulse on the emitter bus line of the PNP transistors, or both simultaneously. The only restriction is that the coupling pulse be longer than the shift pulse. If the coupling pulse is not longer than the shift pulse, all stages are turned OFF and remain OFF.

The stage to be set ON may be turned ON by either grounding the collector of the NPN transistor or applying $B+$ to the collector of the PNP transistor. Figure 3 shows simple circuits to accomplish this.

3. DERIVATION OF DESIGN PROCEDURE

Only one stage of the transistor ring counter (fig. 2) is ON. Values I_x , I_y , I_z , and I_p are solved in terms of I_t , where I_t is the total counter current. Due to symmetry, the following equations apply to both the NPN and PNP transistors.

$$I_c = I_x + I_y \quad (1)$$

$$I_b = I_y - I_z \quad (2)$$

$$B = \frac{I_c}{I_b} \quad (3)$$

where

I_c = collector current

I_b = base current

B = the minimum value of H_{FE} of the transistor under all operating conditions.



From equations (1), (2), and (3)

$$B = \frac{I_x + I_y}{I_y - I_z} \quad (4)$$



$$I_p = I_c + I_b$$

$$I_p = I_x + 2I_y - I_z \quad (5)$$

$$I_t = I_x + I_z + I_p \quad (6)$$



ACTIVATED WHEN B+ IS APPLIED



ACTIVATED ON PULSE COMMAND

Figure 3. Some methods of bit insertion.

If

$$A = \frac{I_z}{I_y} \quad (7)$$

then from equations (4) and (7)

$$B = \frac{I_x + I_y}{I_y(1-A)} \quad (8)$$

From equations (5) and (7)

$$I_p = I_x + I_y(2-A) \quad (9)$$

From equations (6) and (7) solving for I_p

$$I_p = I_t - I_x - AI_y \quad (10)$$

Equating equations (9) and (10)

$$I_x + I_y(2-A) = I_t - I_x - AI_y$$
$$I_x = \frac{I_t}{2} - I_y \quad (11)$$

Solving for I_x , I_y , I_z and I_p in terms of B , I_t , and A , we obtain from equations (4), (7), and (11)

$$I_y = \frac{I_t}{2(1-A)B} \quad (12)$$

From equations (11) and (12)

$$I_x = \frac{I_t(B-BA-1)}{2B(1-A)} = \frac{I_t}{2} \left[1 - \frac{1}{B(1-A)} \right] \quad (13)$$

From equations (9), (12), and (13)

$$I_p = \frac{I_t(1+B)}{2B} = \frac{I_t}{2} \left(1 + \frac{1}{B} \right) \quad (14)$$

From equations (7) and (12)

$$I_z = \frac{AI_t}{2B(1-A)} \quad (15)$$

Thus by choosing I_t , B , and A , we determine I_x , I_y , I_z and I_p .

3.1 Voltage Required to Shift

Consider the condition when V_{gh} is raised by an external driver to V_T (fig. 2) so that the NPN transistor is on the threshold of going OFF, and the base current of the NPN transistor is close to the minimum value that will keep the NPN transistor in saturation. The PNP transistor is still ON. In this condition, all voltages that have substantially changed from the normally ON condition are indicated by the use of the letter E.

$$V_{ah} - E_{ab} - V_{bc} - E_{ch} = 0 \quad (16)$$

$$E_{ch} = E_{ce} + E_{eh} \quad (17)$$

$$E_{eh} = V_{eg} + V_T \quad (18)$$

From equations (16), (17), and (18)

$$V_{ah} - E_{ab} - V_{bc} - E_{ce} - V_{eg} = V_T \quad (19)$$

If V_T is raised to $V_{ah} - V_{bc} - V_{eg}$ so that

$$V_T = V_{ah} - V_{bc} - V_{eg} \quad (20)$$

then E_{ce} and E_{ab} equal zero, and the stage is turned OFF.

If the drive pulse is capacitively coupled to point g then

$$V_T = V_{gh} + V_{drive} \quad (21)$$

From equations (20) and (21)

$$V_{ah} - V_{bc} - V_{eg} - V_{gh} = V_{drive} \quad (22)$$

Since

$$V_{ah} - V_{ab} - V_{bc} - V_{ce} - V_{eg} - V_{gh} = 0 \quad (23)$$

when the stage is normally ON and $V_{ab} = V_{gh}$, then rearranging equation (23) we obtain

$$V_{ah} - V_{bc} - V_{eg} - V_{gh} = V_{ce} + V_{gh} \quad (24)$$

Equating (22) and (24)

$$V_{\text{drive}} = V_{\text{ce}} + V_{\text{gh}} \quad (25)$$

V_{drive} is the voltage required at point g to shift the "one" (ON equals "one") from one stage to the next. We now show that V_{drive} can be obtained from a prior ring. If point C is the takeoff point from one ring and is capacitively coupled to a second ring for driving, then V_{ch} is the driving voltage. V_{ch} is always greater than $V_{\text{ce}} + V_{\text{gh}}$, the required driving voltage, and thus one ring can always supply the required voltage to drive another ring.

3.2 Voltage Requirements for Turning an ON Stage OFF when Driven on Both Buses Symmetrically

When a single stage is ON (fig. 2) the potential at point b is

$$V_{\text{bh}} = V_{\text{ah}} - V_{\text{ab}} \quad (26)$$

The potential at point f is

$$V_{\text{fh}} = V_{\text{fg}} + V_{\text{gh}} \quad (27)$$

The ring counter is driven on both the NPN and the PNP emitter buses. The potential at point g rises, and the potential at point b falls. The change in potential at point f is the same as that at point g. If the potential at point b is lowered and the potential at point f is raised simultaneously by the same amount Q, and if E represents the voltage at a point that has changed substantially from the normally ON condition then

$$E_{\text{bh}} = V_{\text{ah}} - V_{\text{ab}} - Q \quad (28)$$

and

$$E_{\text{fh}} = V_{\text{fg}} + V_{\text{gh}} + Q \quad (29)$$

If Q is raised so that the stage is turned OFF then

$$E_{\text{fh}} + V_{\text{bd}} \stackrel{!}{\geq} E_{\text{bh}} \quad (30)$$

since the PNP transistor has its base-to-emitter junction back-biased. Substituting equations (28) and (29) into equation (30)

$$V_{\text{fg}} + V_{\text{gh}} + Q + V_{\text{bd}} \stackrel{!}{\geq} V_{\text{ah}} - V_{\text{ab}} - Q \quad (31)$$

Thus

$$2Q \stackrel{!}{\geq} V_{\text{ah}} - V_{\text{ab}} - V_{\text{fg}} - V_{\text{gh}} - V_{\text{bd}} \quad (32)$$

V_{fg} equals V_{bc} and V_{bd} equals V_{eg} for most NPN and PNP transistors when operated under similar conditions. Equation (32) becomes

$$2Q \geq V_{ah} - V_{ab} - V_{bc} - V_{gh} - V_{eg} \quad (33)$$

However,

$$V_{ah} - V_{ab} - V_{bc} - V_{eg} - V_{gh} = V_{ce}$$

Thus equation (33) becomes

$$Q \geq \frac{V_{ce}}{2}$$

Now, if both points g and b are pulsed by an external driver and the pulse is capacitively coupled to these points, then the minimum voltage required to shift is $V_{ce}/2$.

3.3 Design Condition to Eliminate Two Stages from Being ON at One Time

Assume two stages are ON simultaneously (fig. 2). Voltages and currents which have substantially changed from the single ON stage condition are indicated by the letters E and i respectively. Let the emitter resistor p_1 equal resistor p_2 . Then

$$V_{ah} = E_{ab} + V_{bc} + E_{ch} \quad (34)$$

$$E_{ch} = E_{ce} + E_{eh} \quad (35)$$

and

$$E_{eh} = V_{eg} + E_{gh} \quad (36)$$

From equations (34), (35), and (36)

$$V_{ah} = E_{ab} + V_{bc} + E_{ce} + V_{eg} + E_{gh} \quad (37)$$

and since E_{ab} equals E_{gh} by symmetry, then

$$E_{gh} = \frac{V_{ah} - V_{bc} - E_{ce} - V_{eg}}{2} \quad (38)$$

i_p is the sum of the currents at point g when two stages are ON simultaneously. By symmetry i_p is also the sum of the currents at point b when two stages are ON.

By inspection

$$i_p = 2i_x + 4i_y - 2i_z \quad (39)$$

Substituting equation (47) into (46), we obtain

$$I_x = \frac{I_x (V_{ah} - V_{bc} + V_{eg})}{2(V_{ah} - V_{bc} - pI_p)} \quad (48)$$

Substituting equation (42) into equation (48) and solving for p, we obtain

$$p = \frac{(V_{ah} - V_{bc} - V_{eg})(V_{ah} - V_{bc})}{2I_x (V_{ah} - V_{bc} + V_{eg}) + I_p (V_{ah} - V_{bc} - V_{eg})} \quad (49)$$

p is determined in terms of B_+ , the transistor parameters V_{bc} and V_{eg} and the currents previously determined I_x and I_p . This value of p or V_{bc} or V_{eg} greater will prevent two stages from being ON simultaneously.

3.3.2 Case II - z Is Finite

If z is finite, the value for p derived in case I is higher than that required to keep two stages from being ON at one time, because the added z shunts base current and lowers the base voltage tending to shut the transistors off. In general, z is high compared with y. (A is low, below 0.2.) In this case the value for p derived in case I is adequate. The case where z is comparable to y is not considered because (a) low-leakage transistors are presently available and therefore do not require low values of z, (b) a high value of A is poor design practice since a high percentage of available base current is shunted to ground, and (c) a precise analytic expression for p is not easily derived. If for any reason a large value of A is desired, p is best determined by experiment, using transistors having the highest gain normally expected of the transistor type.

3.4 High-Frequency Considerations

The choice of the maximum value for the coupling capacitor depends upon the highest operating frequency, since the base of stage $r + 1$ is pulsed negative when stage r is turned ON (fig. 5). The coupling capacitor between these two stages discharges through the NPN transistor of stage r and p_1 , and through the series-parallel combination of x, y, and z resistors of stage $r + 1$, yielding a combined resistance of

$$\frac{(x + y)z}{x + y + z} + p \quad (50)$$

This negative pulse must decay before the next drive pulse occurs. The minimum period should be greater than one time constant; therefore

$$\frac{1}{f} > \left[\frac{(x + y)z}{x + y + z} + p \right] c \quad (51)$$

$$i_p = E_{gh} = p(2i_x + 4i_y - 2i_z) \quad (40)$$

Equating equations (38) and (40) yields

$$V_{ah} - V_{bc} - E_{ce} - V_{eg} = p(4i_x + 8i_y - 4i_z) \quad (41)$$

All the circuit components are fixed except both p resistors, which are increased until the base currents are close to zero, but the transistors are still saturated. Any further increase in p will allow only one stage to be ON at a given time. We have thus determined the value of p that prevents two stages from being ON simultaneously.

3.3.1 Case I - z Resistors Have Infinite Resistance

If z becomes infinite, i_z equals zero; i_y equals zero and E_{ce} equals zero, since p has been increased to the maximum value that will allow two stages to be ON simultaneously. Equation (41) becomes

$$p = \frac{V_{ah} - V_{bc} - V_{eg}}{4i_x} \quad (42)$$

The value of the x resistors is determined when only a single stage is ON and by inspection

$$x = \frac{V_{ah} - pI_p - V_{bc}}{I_x} \quad (43)$$

When both stages are ON

$$i_x = \frac{E_{ch}}{x} \quad (44)$$

and

$$E_{ch} = V_{ah} - E_{ab} - V_{bc} \quad (45)$$

Substituting equations (43) and (45) into (44)

$$I_x = \frac{I_x (V_{ah} - E_{ab} - V_{bc})}{(V_{ah} - V_{bc} - pI_p)} \quad (46)$$

Since E_{ab} equals E_{gh} by symmetry and E_{ce} equals 0, equation (38) becomes

$$E_{ab} = \frac{V_{ah} - V_{bc} - V_{eg}}{2} \quad (47)$$

and if z is infinite

$$\frac{1}{f} > (x + y + p)c \quad (52)$$

When high-frequency operation is required, the stage shown in figure 1 is modified to that shown in figure 4. D1 shorts out the x , y , and z resistors, thus reducing the discharge time of the coupling capacitor. R allows C to discharge to ground beyond the threshold value of D1. D2 is used to isolate the base of the NPN transistor of the following stage from the loading effects of R. The time constant is now approximately C_p . The transistor parameters also determine the upper frequency limit of operation. Factors such as the turnon time, the turnoff time, and the storage time are the primary limiting parameters. High-speed operation is aided by driving on both emitter buses simultaneously. It may be possible to further increase speed by adding PNP to PNP coupling capacitors and speedup networks.

3.5 Design Procedure

(1) Compute I_x , I_y , I_z and I_p from

$$I_x = \frac{I_t}{2} \left[1 - \frac{1}{B(1-A)} \right]$$

$$I_y = \frac{I_t}{2(1-A)B}$$

$$I_z = \frac{AI_t}{2B(1-A)}$$

$$I_p = \frac{I_t}{2} \left[1 + \frac{1}{B} \right]$$

I_t is the total current. B is the minimum expected value of the d-c gain of the transistor under all operating conditions. A is the ratio of I_z to I_y and is a function of transistor leakage.

(2) Compute the minimum value of p ; p may be made equal to zero if the requirement that only one stage be ON at one time is not necessary.

$$p = \frac{(V_{ah} - V_{bc} - V_{eg})(V_{ah} - V_{bc})}{2I_x(V_{ah} - V_{bc} + V_{eg}) + (I_p)(V_{ah} - V_{bc} - V_{eg})}$$

V_{bc} and V_{eg} are transistor parameters.




Figure 4. High-frequency stage.

(3) Compute V_{ab} from

$$V_{ab} = pI_p$$

(4) Compute x from

$$x = \frac{V_{ah} - V_{ab} - V_{bc}}{I_x}$$

(5) Compute y from

$$y = \frac{xI_x - V_{eg} - V_{gh}}{I_y}$$

using the value computed for V_{ab} in steps 3 for V_{gh} , since V_{ab} equals V_{gh} .

(6) Compute z , if required, from

$$z = \frac{V_{eg} + V_{gh}}{I_z}$$

(7) Choose the highest operating frequency and determine the maximum value of c from

$$c = \frac{1}{f \left[\frac{(x+y)y}{x+y+z} + p \right]}$$

if z is finite or

$$c = \frac{1}{f(x+y+p)}$$

if z is infinite.

3.5.1 Design Example 1: A Low-Power, Low-Frequency, Counter

(1) Transistors 2N2523 (NPN) and 2N2604 (PNP) were selected because of their low leakage and high gain at low collector currents. An I_c of $10 \mu\text{a}$ was chosen. From the properties of the transistors, B was determined to be 10 and A to be zero. The values of I_x , I_y , I_z and I_p were then computed to be 4.5, 0.5, 0.0, and $5.5 \mu\text{a}$, respectively.

(2) It was required that no two stages be ON at any one time. Therefore the minimum permitted value of p was to be computed. A supply voltage of 3 v was chosen and from the

transistor specifications, V_{bc} was determined to be 0.1 v and V_{eg} to be 0.6 v. The minimum value of p was computed to be 150,000.

(3) V_{ab} was computed to be 0.825 v.

(4) The value of x was computed to be 460,000 ohms but 470,000 ohms was selected since that is the nearest standard value available.

(5) The value of y was computed to be 1.38 meg but 1.5 meg was selected -- again the nearest standard value available.

(6) Since I_z equals zero, the z resistor is not required.

(7) A maximum operating frequency of 100 cps was chosen and the maximum value of c was computed to be equal to 0.0047 μ f. A value of 0.002 μ f was selected.

Table I shows the performance of this design, and figure 5 displays various waveforms of this ring counter.

3.5.2 Design Example 2: A High-Speed Counter

(1) Transistors 2N2523 (NPN) and 2N2604 (PNP) were selected because of their high switching speeds. An I_t of 20 ma was chosen, and from the properties of the transistors, B was determined to be 10 and A to be zero. The values of I_t , I_y , I_z , and I_p were computed to be 9, 1, 0, and 11 ma.

(2) It was required that no two stages be ON at any one time. Therefore, the minimum permitted value of p was to be computed. A supply voltage of 6 v was chosen, and from the transistor specifications V_{bc} was determined to be 0.3 v and V_{eg} to be 0.6 v. The minimum value of p was computed to be 173 ohms; 180 ohms was used in the model.


(3) V_{ab} was computed to be 2.0 v.

(4) The value of x was computed to be 410 ohms but 430 ohms was selected since that is the nearest available value.


(5) The value of y was computed to be 1270 ohms but 1500 ohms was selected (the nearest value available).

(6) Since I_z equals zero, the z resistor is not required.


(7) A maximum operating frequency of 500 kc was desired. The speedup network shown in figure 4 was used. D1 and D2 are computer diodes, type GMD-1. The value of R is five to ten times the value of y. The value chosen for R is 10,000 ohms.




Collector NPN



Collector PNP




Base NPN




Base PNP

553-63


Figure 5. Waveforms of low-power ring counter.
(Horizontal, 0.01 sec/cm; vertical, 2 v/cm)




Collector NPN



Collector PNP



Base NPN



Base PNP

554-63

Figure 6. Waveforms of high-speed ring counter.
(Horizontal, 2 μ s/cm; vertical, 2 v/cm)

Since c_p equals $2 \mu\text{sec}$, c equals $0.011 \mu\text{f}$. The value selected for the model is $0.001 \mu\text{f}$. Figure 6 shows waveforms of this decade ring counter at 500 kc. Drive pulses were supplied to both buses simultaneously.

TABLE I. PERFORMANCE OF LOW-POWER RING COUNTER

	B+		
	2.5 v	3 v	4.5 v
(All measurements at 100 cps)			
At room temperature			
Min width of drive (μs)	110	64	50
Max width of drive (μs)	1200	1800	800
Current (μa)	7.5	10	13.5
Min drive voltage (v)	0.25	0.4	0.5
Max drive voltage (v)	2	2	3
At 75°C			
Min width of drive (μs)	120	70	65
Max width of drive (μs)	450	700	480
Current (μa)	7.5	9	13.5
Min drive voltage (v)	0.25	0.40	0.75
Max drive voltage (v)	0.8	3	3
At -55°C			
Min width of drive (μs)	*	40	140
Max width of drive (μs)	*	425	1000
Current (μa)	*	9	11.5
Min drive voltage (v)	*	0.25	0.3
Max drive voltage (v)	*	2.5	3

*Transistors did not have required gain of 10, and therefore, the ring counter did not operate reliably.

REFERENCE

1. Handbook of Selected Semiconductor Circuits, NObsr 73231, Navships 93484, Circuit 7-18.

DISTRIBUTION

Office of the Director of Defense Research & Engineering
Washington, D.C. 20301
Attn: Mr. R. Thorkildsen

Commanding General
Hq, US Army Materiel Command
Washington, D. C. 20315
Attn: AMCRD-DE (Dev Div)
Attn: AMCRD-RS (Res Div)
Attn: AMCRD-DN-RE-2 (G. Rosenberg)
Attn: AMCAD-PP-D (Library)

Commanding General
U.S. Continental Army Command
Washington, D.C. 20315
Attn: AMCGS-LN-D

Commanding Officer
U.S. Army Combat Development Command
Washington, D. C. 20315
Attn: AMCGS-LN-G

President
U.S. Army Artillery Board
Fort Sill, Oklahoma

Commanding General
U.S. Army Munitions Command
Dover, New Jersey
Attn: AMSMU
Attn: AMSMU (Projectile Ammo. Group)
Attn: AMSMU (Rocket Ammo Group)
Attn: AMSMU (Demolition Ammo Group)

Commanding Officer
Office of the Project Manager, Selected Ammo.
Picatinny Arsenal
Dover, New Jersey
Attn: AMCPM, Col J. A. Ulrich

Commanding Officer
Picatinny Arsenal
Dover, New Jersey
Attn: SMUPA-T (J. Drake)
Attn: SMUPA-T (H. Painter)
Attn: D. Costa
Attn: P. Montelione
Attn: SMUPA-TW1, L. Marino

DISTRIBUTION (Cont'd)

Commanding Officer
Picatinny Arsenal
Dover, New Jersey

Attn: W. Reiner
Attn: A. Hendrickson
Attn: W. Wronka
Attn: Ammo. Dev. Lab
Attn: B. Frey
Attn: D. Shaw
Attn: R. Katz
Attn: W. Schuster
Attn: A. Nunes-Vais
Attn: Tech Serv Lab
Attn: L. Adelson

Commanding Officer
Frankford Arsenal
Philadelphia 37, Pennsylvania

Attn: Library, 0270
Attn: Electromech Fuze Branch 1610

Commanding General
U.S. Army Missile Command
Redstone Arsenal, Alabama

Attn: AMSMI (Lance Project Office)

Redstone Scientific Information Center
U.S. Army Missile Command
Redstone Arsenal, Alabama
Chief, Document Section

Commander
Air Proving Ground Center
Eglin Air Force Base, Florida

Attn: Sgt J. Wetzel, Detachment 4, ASD, ASCW

Commander
Wright-Patterson Air Force Base, Ohio

Attn: Library

Commander
Naval Ordnance Laboratory
White Oak, Maryland

Attn: Mechanisms Div (N. Czajkowski)

Commander
Naval Ordnance Laboratory
Corona, California

Attn: Library

DISTRIBUTION (Cont'd)

Defense Documentation Center
Cameron Station, Bldg 5
5010 Duke Street
Alexandria, Virginia
Attn: TISIA (20 copies)

Commander
Naval Ordnance Test Station
China Lake, California
Attn: Library

Sandia Corporation
Sandia Base
Albuquerque, New Mexico
Attn: Library

National Aeronautical & Space Admin.
Langley Station
Hampton, Virginia
Attn: Technical Library

Internal

Horton, B.M./McEvoy, R. W., Lt. Col.
Apstein, M./Gerwin, H. L./Guarino, P. A./Kalmus, H. P.
Spates, J.E./Schwenk, C. C.
Hardin, C. D., Lab 100
Sommer, H. Lab 200
Hatcher, R. D., Lab 300
Hoff, R. S., Lab 400
Nilson, H. M., Lab 500
Flyer, I. N., Lab 600
Campagna, J. H., Div 700
DeMasi, R., Div 800
Landis, P. E., Lab 900
Seaton, J. W., 260
Scudder, K., 310
Tuccinardi, T. E., 530
Mead, O., 610
Doctor, N., 920
Marcus, I., 450 (25 copies)
Technical Reports Unit
Rotkin I./Godfrey, T. B./Bryant, W. T.
Distad, M. F./McCoskey, R. E./Moorhead, J. G.
HDL Library (5 copies)
Technical Information Office, 010 (5 copies)

(Two pages of abstract cards follow.)

<p>AD _____ Accession No. _____ Harry Diamond Laboratories, Washington 25, D. C.</p>	<p>DESIGN PROCEDURE FOR A TRANSISTOR RING COUNTER -- Ira R. Marcus TR-1154, 15 October 1963, 12 pp text, 6 illus., Department of the Army Proj 1P523801A300, AMCMS Code 5523.11.624, HDL proj 46345, UNCLASSIFIED Report</p> <p>A design procedure for a transistor ring counter is derived. Using this procedure a 30-μ decade ring counter and a 500-kc decade ring counter were built. Both operated satisfactorily.</p>	<p>Accession No. _____ Harry Diamond Laboratories, Washington 25, D. C.</p>	<p>DESIGN PROCEDURE FOR A TRANSISTOR RING COUNTER -- Ira R. Marcus TR-1154, 15 October 1963, 12 pp text, 6 illus., Department of the Army Proj 1P523801A300, AMCMS Code 5523.11.624, HDL proj 46345, UNCLASSIFIED Report</p> <p>A design procedure for a transistor ring counter is derived. Using this procedure a 30-μ decade ring counter and a 500-kc decade ring counter were built. Both operated satisfactorily.</p>	<p>Low-power counters Ring counters Dividers</p>	<p>Low-power counters Ring counters Dividers</p>
<p>AD _____ Accession No. _____ Harry Diamond Laboratories, Washington 25, D. C.</p>	<p>DESIGN PROCEDURE FOR A TRANSISTOR RING COUNTER -- Ira R. Marcus TR-1154, 15 October 1963, 12 pp text, 6 illus., Department of the Army Proj 1P523801A300, AMCMS Code 5523.11.624, HDL proj 46345, UNCLASSIFIED Report</p> <p>A design procedure for a transistor ring counter is derived. Using this procedure a 30-μ decade ring counter and a 500-kc decade ring counter were built. Both operated satisfactorily.</p>	<p>Accession No. _____ Harry Diamond Laboratories, Washington 25, D. C.</p>	<p>DESIGN PROCEDURE FOR A TRANSISTOR RING COUNTER -- Ira R. Marcus TR-1154, 15 October 1963, 12 pp text, 6 illus., Department of the Army Proj 1P523801A300, AMCMS Code 5523.11.624, HDL proj 46345, UNCLASSIFIED Report</p> <p>A design procedure for a transistor ring counter is derived. Using this procedure a 30-μ decade ring counter and a 500-kc decade ring counter were built. Both operated satisfactorily.</p>	<p>Low-power counters Ring counters Dividers</p>	<p>Low-power counters Ring counters Dividers</p>

REMOVAL OF EACH CARD WILL BE NOTED ON INSIDE BACK COVER, AND REMOVED CARDS WILL BE TREATED AS REQUIRED BY THEIR SECURITY CLASSIFICATION.

<p>AD _____ Accession No. _____</p> <p>Harry Diamond Laboratories, Washington 25, D. C.</p> <p>DESIGN PROCEDURE FOR A TRANSISTOR RING COUNTER -- Ira R. Marcus</p> <p>TR-1154, 15 October 1963, 12 pp text, 6 illus., Department of the Army Proj LP523801A300, AMCS Code 5523.11.624, EDL proj 46345, UNCLASSIFIED Report</p> <p>A design procedure for a transistor ring counter is derived. Using this procedure a 30-μs decade ring counter and a 500-kc decade ring counter were built. Both operated satisfactorily.</p>	<p>Accession No. _____</p> <p>Harry Diamond Laboratories, Washington 25, D. C.</p> <p>DESIGN PROCEDURE FOR A TRANSISTOR RING COUNTER -- Ira R. Marcus</p> <p>TR-1154, 15 October 1963, 12 pp text, 6 illus., Department of the Army Proj LP523801A300, AMCS Code 5523.11.624, EDL proj 46345, UNCLASSIFIED Report</p> <p>A design procedure for a transistor ring counter is derived. Using this procedure a 30-μs decade ring counter and a 500-kc decade ring counter were built. Both operated satisfactorily.</p>	<p>Low-power counters</p> <p>Ring counters</p> <p>Dividers</p>	<p>Low-power counters</p> <p>Ring counters</p> <p>Dividers</p>
<p>AD _____ Accession No. _____</p> <p>Harry Diamond Laboratories, Washington 25, D. C.</p> <p>DESIGN PROCEDURE FOR A TRANSISTOR RING COUNTER -- Ira R. Marcus</p> <p>TR-1154, 15 October 1963, 12 pp text, 6 illus., Department of the Army Proj LP523801A300, AMCS Code 5523.11.624, EDL proj 46345, UNCLASSIFIED Report</p> <p>A design procedure for a transistor ring counter is derived. Using this procedure a 30-μs decade ring counter and a 500-kc decade ring counter were built. Both operated satisfactorily.</p>	<p>Accession No. _____</p> <p>Harry Diamond Laboratories, Washington 25, D. C.</p> <p>DESIGN PROCEDURE FOR A TRANSISTOR RING COUNTER -- Ira R. Marcus</p> <p>TR-1154, 15 October 1963, 12 pp text, 6 illus., Department of the Army Proj LP523801A300, AMCS Code 5523.11.624, EDL proj 46345, UNCLASSIFIED Report</p> <p>A design procedure for a transistor ring counter is derived. Using this procedure a 30-μs decade ring counter and a 500-kc decade ring counter were built. Both operated satisfactorily.</p>	<p>Low-power counters</p> <p>Ring counters</p> <p>Dividers</p>	<p>Low-power counters</p> <p>Ring counters</p> <p>Dividers</p>

REMOVAL OF EACH CARD WILL BE NOTED ON INSIDE BACK COVER, AND REMOVED CARDS WILL BE TREATED AS REQUIRED BY THEIR SECURITY CLASSIFICATION.

UNCLASSIFIED

UNCLASSIFIED