



ENGINEERING RESEARCH LABORATORIES
MONTANA STATE UNIVERSITY
BOZEMAN, MONTANA

AGRICULTURAL ENGINEERING
CHEMICAL ENGINEERING

CIVIL ENGINEERING
ELECTRONICS RESEARCH

ENGINEERING MECHANICS
INDUSTRIAL ENGINEERING

MECHANICAL ENGINEERING
OPERATIONS RESEARCH

AD 665330

BIBLIOGRAPHY OF THE CELLULAR LITERATURE (U)

Prepared by

Robert C. Minnick, Bela I. Marton
and Lynn E. Cannon

Electronics Research Laboratory
Montana State University

Project ERL 8-0009-603

This document has been approved
for public release and scientific
distribution is unlimited.

Prepared for

Donald K. Pollock
Acting Head, Information Systems Branch
Office of Naval Research
Department of Navy
Washington, D. C. 20360

ONR Contract No. N00014-67-C-0477

October 12, 1967

Reproduced by the
CLEARINGHOUSE
for Federal Scientific & Technical
Information Springfield Va. 22151

Reproduction in whole or in part is permitted
for any purpose of the United States Government.

BIBLIOGRAPHY OF THE CELLULAR LITERATURE

This bibliography is intended to serve those research workers who are concerned with cellular or iterative logic. The first portion is a listing on key words; an alphabetical author index appears in the second portion, beginning on page 39.

Every attempt has been made to include all relevant documents in this bibliography; however, there is no doubt that the listing is incomplete. The authors will welcome reprints of or references to documents which should be added in the next edition of this bibliography. The present intention is to prepare a new listing approximately every 60 days for private distribution, and to publish a new bibliography when there is sufficient demand.

Errors creep into any bibliography, and the authors solicit the aid of interested users to help eliminate these.

The computer program for this bibliography was written by the third author, while the detailed job of assigning key words, keypunching and operating the computer program was performed by the second author. The preparation of the bibliography was sponsored jointly by the Information Systems Branch of the Office of Naval Research, The Data Sciences Laboratory of the Air Force Cambridge Research Laboratories, and the Electronic Data Processing Division of Honeywell, Incorporated. The preparation of this publication copy was sponsored by the Office of Naval Research.

Several persons other than the listed authors aided in the assembly of this bibliography. Particular recognition should be made for the efforts of Mr. George A. Berges.

KEY WORD AND AUTHOR INDEX FOR CELLULAR REPRINTS

KEYWORDS

ACCESS

STEWART, R.M. (DESIGN FOR A STRUCTURALLY-HOMOGENEOUS PERIPHERAL-ACCESS FUNCTIONALLY-UNIVERSAL ELECTROCHEMICAL MACHINE) RES MEMO 25, SP GEN (JU 65)

ADAPTIVE

LENDARIS, G.G., G.L. STANLEY (ON THE STRUCTURE-DEPENDENT PROPERTIES OF ADAPTIVE LOG NET) GM DEF RES LABS, STA BRBRA, CALIF, TR 63-219 (JULY 63)

STEWART, R.M. (ADAPTABLE CELLULAR NETS) PROGRESS IN BIOCYBERNETICS VOL 1, P 96-105 (1964)

ADDITION

YANG, C.C., YAU, S.S. (A NONBULK ADDITION TECHNIQUE FOR ASSOCIATIVE PROCESSORS)

RUTZ, R.F. (TWO-COLLECTOR TRANSISTOR FOR BINARY FULL ADDITION) IBM JOUR., PP 212-222. (JULY 1957)

ADDRESSING

LEE, C.Y., M.C. PAULL (A CONTENT-ADDRESSABLE DISTRIBUTED LOGIC MEMORY WITH APPLICATIONS TO INFORMATION RETRIEVAL) PROC IRE, V51, N6, P 924-932 (JU 63)

ALGEBRA

EARLE, J. (BOOLEAN ALGEBRA WON'T GIVE THE ANSWER) ELECTRONIC DESIGN, P 33-52 (DECEMBER 7, 1964)

ALGORITHM

LEE, C.Y. (AN ALGORITHM FOR PATH CONNECTIONS AND ITS APPLICATIONS) IRE TEC-10, P 346-365 (SEPTEMBER 1961)

ANTENNA PROPAGATION

BLUM, H. (A MACHINE FOR PERFORMING VISUAL RECOGNITION BY USE OF ANTENNA PROPAGATION CONCEPTS) PROC WEST ELECTR SHOW AND CONV, PAPER 6.4 (1962)

ANTIPARALLEL LOGIC

GOLDBERG, J., SHORT, R.A. (ANTIPARALLEL CONTROL LOGIC) IEEE TEC VOL EC-14, NO. 3, JUNE 1965. P 383-393.

ARITHMETIC OPERATION

CRAWFORD, P.O. (AUTOMATIC CONTROL BY ARITHMETIC OPERATIONS) SM THESIS MASSACHUSETTS INSTITUTE OF TECHNOLOGY (1942)

AVIZIENIS, A., KIMBLE, D.M. (A GENERAL BUILDING BLOCK FOR DIGITAL ARITHMETIC) PROC OF NAT SYMP ON IMP OF BATCH FAB ON FUT COMP (1965)

ARRAYS

HENNIE, F.C. (ITERATIVE ARRAYS OF LOGICAL CIRCUITS) MIT PRESS AND JOHN WILEY AND SONS INC. (NEW YORK 1961)

KING, W.F., A. GIUSTI (CAN LOGIC ARRAYS BE KEPT FLEXIBLE) ELECTRONIC DESIGN, P57-61, MAY 24, 1965

MINNICK, R.C. (COBWEB CELLULAR ARRAYS) PROCEEDINGS OF THE 1965 FALL JOINT COMPUTER CONFERENCE, AFIPS VOL 27, PART 1, P327-341 (1965)

SPANDORFER, L.M., J.V. MURPHY (SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF INTEGRATED CIRCUITS) SCI RPT NO.1 UNIVAC 4645, CONTR AF19(628)2907(063)

SPANDORFER, L.M., J.V. MURPHY (SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF INTEGRATED CIRCUITS) SCI RPT NO.2 UNIVAC 4645, CONTR AF19(628)2907(064)

MINNICK, R.C., SHORT, R.A., ET. AL. (CELLULAR ARRAYS FOR LOGIC AND STORAGE) FIN RPT, SRI PROJ 4122, AFCRL AF19(628)-4233, AFCRL 66-613 (APRIL 1966)

SPANDORFER, L.M. (SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF INTEGRATED CIRCUITS) FIN RPT, UNIVAC PROJ 4645, AFCRL-66-298 (NOVEMBER 1965)

THOMAS, P.R. (ONE WAFER-ONE LOGIC ARRAY) ELECTRONIC DESIGN, PP66-69. (MARCH 15, 1965)

ASSOCIATIVE

LEE, E.S. (ASSOCIATIVE TECHNIQUES WITH COMPLEMENTING FLIP-FLOPS) SJCC AFIPS, V23, P381-394 (SPARTAN BOOKS, WASH. D.C. 1963)

MC KEEVER, B.T. (THE ASSOCIATIVE MEMORY STRUCTURE) PROC 1965 FJCC, AFIPS VOL 27, PART 1, P371-388 (1965)

ROSIN, R.F. (AN ORGANIZATION OF AN ASSOCIATIVE CRYOGENIC COMPUTER) SPRING JCC, AFIPS, VOL 21, P203-212 (MAY 1962)

YANG, C.C., YAU, S.S. (A CUTPOINT CELLULAR ASSOCIATIVE MEMORY) IEEE TEC EC-15, NO-4, PP522-534 (AUG. 1966)

YANG, C.C., YAU, S.S. (A NONBULK ADDITION TECHNIQUE FOR ASSOCIATIVE PROCESSORS)

YAU, S.S., YANG, C.C. (PATTERN RECOGNITION BY USING AN ASSOCIATIVE MEMORY)

MC KEEVER, B.T. (ASSOCIATIVE STRUCTURE COMPUTER) GE LAB, TIS REPT 65-CDL-5 (AUGUST 1965)

ASYNCHRONOUS

HOPCROFT, J.E. (USE OF RECTANGULAR ASYNCHRONOUS REGISTER PROPERTIES IN CELLULAR SYSTEM DESIGN.) AN SRI NOTE. (JULY 31, 1964)

AUTOM LOGICAL DESIGN

LAWLER, E.L., SALTON, G.A. (THE USE OF PARENTHESIS-FREE NOTATION FOR THE AUTOMATIC DESIGN OF SWITCHING CIRCUITS) IRE TEC, PP342-352 (SEPT 1960)

AUTONOMOUS

KING III, W.F. (ANALYSIS OF ITERATIVE NOR AUTONOMOUS SEQUENTIAL MACHINES)

AUTOMATIC CONTROL

CRAWFORD, P.O. (AUTOMATIC CONTROL BY ARITHMETIC OPERATIONS) SM THESIS
MASSACHUSETTS INSTITUTE OF TECHNOLOGY (1942)

BACCHUS

EDELSTEIN, L.A. (SOME APPLICATIONS OF BACCHUS PICTURE LOGIC COMPUTER.)
PP133-143. PROC OF NAT SYMP ON IMPACT OF BATCH FAB ON FUT COMP. (1965)

BATCH FABRICATION

CRANE, B.A. (ECONOMICS OF THE DLM, A BATCH-FABRICATION COMPUTER) PROC NAT
SYMP ON IMPACT OF BATCH FAB ON FUTURE COMP, IEEE PUB 16C1, P144-9 (AP 65)

(PROCEEDINGS OF THE NATIONAL SYMPOSIUM ON THE IMPACT OF BATCH FABRIC-
ATION ON FUTURE COMPUTERS) IEEE PUBLICATION 16C1 (APRIL 1965)

STEWART, R.M. (ADAPTIVE BATCH-FABRICATION OF ELECTROCHEMICAL PATTERN
RECOGNITION EQUIPMENT, A PROGRAM FOR RESEARCH.)

KILBY, J. (SILICON FEB TECHNIQUES.) PROC OF NAT. SYMP. ON THE IMPACT OF
BATCH FABRICATION ON FUTURE COMPUTERS, PP1-12 (1965)

PETSCHAUER, R.J., KUKUK, H.S. (BATCH FABRICATION OF MAGNETIC COMPUTER
MEMORIES.) PROC OF NAT SYMP ON IMPACT OF BATCH FAB ON FUT COMP. (1965)

TIPPETT, J.T. (OPTICAL COMPUTING RESEARCH AND THE IMPACT OF BATCH
FABRICATION.) PROC OF NAT SYMP ON IMP OF BATCH FAB ON FUT COMP (1965)

BREMER, J.W. (CRYOELECTRIC TECHNOLOGY.) PROC OF THE NATIONAL SYMPOSIUM ON
THE IMPACT OF BATCH FABRICATION ON FUTURE COMPUTERS, PP27-29. (1965)

EDELSTEIN, L.A. (SOME APPLICATIONS OF BACCHUS PICTURE LOGIC COMPUTER.)
PP133-143. PROC OF NAT SYMP ON IMPACT OF BATCH FAB ON FUT COMP. (1965)

GRAY, B.H. ET AL. (BLOCK ORIENTED RANDOM ACCESS MEMORY.)
PP103-106, PROC OF NAT SYMP ON IMPACT OF BATCH FAB ON FUT COMP. (1965)

LEVY, S. ET AL. (A COMPUTER ORGANIZATION SUITABLE FOR BATCH FABRICATION)
RECEIVED JULY 19, 1967.

RICE, R. (INTEGRATEDS, THE PREDICTABLE EFFECTS ON ENGINEERING) PROC OF TH
NAT SYMP ON THE IMPACT OF BATCH FAB ON FUT COMP, PP-237-252 (1965)

DAVIS, J.S. (A TECHNICAL NOTE ON THE APPLICATION OF WEAVING TO THE
BATCH FABRICATION OF ELECTRONIC COMPONENTS OR SUBSYSTEMS) NSIBFFC (1965)

BATCH FABRICATION

HOBBS, L.C. (EFFECTS OF LARGE ARRAYS ON MACHINE ORGANIZATION AND
HARDWARE, SOFTWARE TRADEOFFS) AFIPS CONF PROC, VOL 29. (1966)

SANDER, W.B. (THE SYSTEM, SEMICONDUCTOR INTERFACE WITH COMPLEX INTEGRATED
CIRCUITS) AFIPS CONF PROC, VOL 29, PP 105-110. (1966)

BONN, T.H. (SYSTEM CONSIDERATIONS OF TECHNOLOGIES) PROC OF THE NATIONAL
SYMPOSIUM ON THE IMPACT OF BATCH FAB ON FUTURE COMPUTERS, 1965.

PARISER, J.J. (CONNECTION CONSIDERATIONS WITH A VIEW TOWARD BATCH FABRICATION) PROC OF NAT SYMP ON IMP OF BATCH FAB ON FUT COMP, 1965.

BILATERAL

HENNIE, F.C. (ANALYSIS OF BILATERAL ITERATIVE NETWORKS) IRE TRANS ON CIRCUIT THEORY, VOL CT-6, NO. 1, P35-45 (MARCH 1959)

KILMER, W.L. (ON CYCLING BEHAVIOR IN 1-DIMENSIONAL BILATERAL ITERATIVE NETWORKS) SCI REPT 3, AFCRL CONTR AF19(604)-6619, ERL, MSU, BOZ. MT. (AUG 62)

POAGE, J.F. (MEMORY AND CYCLING IN BILATERAL ITERATIVE NETWORKS) TECH REP NO. 7, PRINCETON UNIV DIGITAL SYSTEMS LAB, (MAY 1961)

UNGER, S.H. (PATTERN RECOGNITION USING TWO-DIMENSIONAL, BILATERAL, ITERATIVE, COMBINATIONAL SWITCHING CIRCUITS) PSMTA, MRI SYM, VOL XII, P577-91 (1963)

BOOLEAN

EARLE, J. (BOOLEAN ALGEBRA WON'T GIVE THE ANSWER) ELECTRONIC DESIGN, P33-52 (DECEMBER 7, 1964)

SETHARES, G., (CLOSED SETS OF BOOOLIAN FUNCTIONS AND THE RELIABILITY PROBLEM FOR POLYFUNCTIONAL NETS) IEEETEC VOL EC-5, N1, P115-117 (FEB. 66)

DVORAK, V. (TWO-RAIL CASCADE SYNTHESIS OF BOOLFAN FUNCTIONS.) UNPUBLISHED MANUSCRIPT. RECEIVED DEC. 16, 1966.

HSIAO, M.Y., SCOTT, J.B. (A MAP METHOD OF OBTAINING A BOOLEAN FUNCTION IN EXCLUSIVE-OR FORM.) UNPUBLISHED MANUSCRIPT FROM UNIV. OF FLORIDA.

BOUND

ELSPAS, B., R.A. SHORT (A BOUND ON THE RUN MEASURE OF SWITCHING FUNCTIONS) IEEETEC-13 N1, P1-4 (FEBRUARY 1964)

BRAIN

ROCHESTER, N., J.H. HOLLAND, L.H. HAIBT, W.L. DUDA (TESTS ON A CELL ASSEMBLY THEO OF ACTION OF BRAIN, USING COMPUTER) IRETIT-2, P80-93 (SEPT 1956)

BULK PROCESSING

CRANE, B.A., J.A. GITHENS (BULK PROCESSING IN DISTRIBUTED-LOGIC MEMORY) IEEETEC-14, N2, P186-196 (APRIL 1965)

CANONICAL

SKLANSKY, J., A.J. KORENJAK, H.S. STONF (CANONICAL TRIBUTARY NETWORKS) IEEETEC-14, N 6, P961-963 (DECEMBER 1965)

STONE, H.S., A.J. KORENJAK (CANONICAL FORM AND SYNTHESIS OF CELLULAR CASCADES) IEEETEC-14, N6, P852-862 (DECEMBER 1965)

CURTIS, H.A. (MULTIFUNCTIONAL CIRCUITS IN FUNCTIONAL CANONICAL FORM) JOURNAL ASSOC. COMP. MACH., VOL 6, N 4 (OCT. 1959)

CURTIS, H.A. (A FUNCTIONAL CANONICAL FORM) JOURNAL ASSOC. COMP. MACH., VOL 6, N 4, PP245-258, APRIL 1959.

CARRY

MC CLUSKEY, E. J., JR. (REDUCTION OF FEEDBACK LOOPS IN SEQUENTIAL CIRCUITS AND CARRY LEADS IN ITERATIVE NETWORKS) INF CONT, V6, P99-118 (JUNE 1963)

MC CLUSKEY, E. J., JR. (ASSIGNMENT OF CARRY VARIABLES IN ITERATIVE NETWORKS) AIEE TRANS, COMM AND ELECTR, N52, PP772-778 (JANUARY 1961)

CASCADE

LEVIEN, R. E. (THE SYNTHESIS OF CASCADE SWITCHING CIRCUITS) PROC OF 3RD ANN AIEE SYMP ON SW THEO AND LOG DES, PUB S141, PP104-121 (1962)

LEVIEN, R. E. (DETERMINING THE BEST ORDERING OF VARIABLES IN CASCADE SW CIRCUITS) PROC OF 4TH AIEE SYM ON CT AND LD, PUB S156, P83-104 (1963)

MAITRA, K. K. (CASCADED SWITCHING NETWORKS OF TWO-INPUT FLEXIBLE CELLS) IRETEC-11, P136-143 (APRIL 1962)

SHORT, R. A. (TWO-RAIL CELLULAR CASCADES) PROC 1965 FALL JOINT COMPUTER CONFERENCE, AFIPS VOL 27, PART 1, P355-369 (1965)

STONE, H. S. (ON NUMBER OF EQUIVALENCE CLASSES OF FUNCTIONS REALIZABLE BY CELLULAR CASCADES) PCIBFFC, IEEE PUB 16C1, P81-87 (APRIL 1965)

STONE, H. S., A. J. KORENJAK (CANONICAL FORM AND SYNTHESIS OF CELLULAR CASCADES) IEEEETEC-14, N6, P852-862 (DECEMBER 1965)

YOELI, M. (A GROUP-THEORETICAL APPROACH TO TWO-RAIL CASCADES) IEEEETEC-14, N 6, P815-822 (DECEMBER 1965)

YOELI, M. (TERNARY CELLULAR CASCADES) EE. PUBLICATION NO. 64, ISRAEL INSTITUTE OF TECHNOLOGY (FEBRUARY 1967)

YOELI, M., TURNER, J. (DECOMPOSITIONS OF GROUP FUNCTIONS WITH APPLICATIONS TO TWO-RAIL CASCADES) AFCRL-66-472, REPORT 2, SRI (NOVEMBER 1966)

CASCADE

ELSPAS, B. (A CLOSER APPROACH TO MINIMAL-LENGTH TWO-RAIL CASCADES.) SRI NOTE. (FEB. 26, 1965)

CELLULAR STRUCTURES

MINNICK, R. C., R. A. SHORT (CELLULAR LINEAR-INPUT LOGIC) FIN RPT, SRI PROJ. 4111, AFCRL AF19(628)-498, AFCRL 64-6, DDC AD433 802 (FEB. 1964)

MINNICK, R. C. (CUTPOINT CELLULAR LOGIC) IEEEETEC-13, NO 6, P 685-698 (DECEMBER 1964)

MINNICK, R. C. ET AL (CELLULAR LOGIC) FINAL REPORT, SRI PROJECT 5087, PREPARED FOR AFCRL ON CONTRACT AF 19(628)-4233

MINNICK, R. C. (COBWEB CELLULAR ARRAYS) PROCEEDINGS OF THE 1965 FALL JOINT COMPUTER CONFERENCE, AFIPS VOL 27, PART 1, P327-341 (1965)

SHORT, R. A. (TWO-RAIL CELLULAR CASCADES) PROC 1965 FALL JOINT COMPUTER CONFERENCE, AFIPS VOL 27, PART 1, P355-369 (1965)

STEWART, R. M. (ADAPTABLE CELLULAR NETS) PROGRESS IN BIOCYBERNETICS

VOL 1, P96-105 (1964)

STONE, H.S., A.J. KORENJAK (CANONICAL FORM AND SYNTHESIS OF CELLULAR CASCADES) IEEE TEC-14, N6, P852-862 (DECEMBER 1965)

ZSCHIRNT, H.H. (MISCELLANEOUS NOTES ON CELLULAR LOGIC STRUCTURES AND THEIR SYNTHESIS IN EIGHT-NEIGHBOR NETS) UNPUBLISHED MEMORANDUM (1966)

MINNICK, R.C., SHORT, R.A., ET AL. (CELLULAR ARRAYS FOR LOGIC AND STORAGE) FIN RPT, SRI PROJ 4122, AFCRL AF19(628)-4233, AFCRL 66-613 (APRIL 1966)

YOELI, M. (TERNARY CELLULAR CASCADES) EE PUBLICATION NO. 64, ISRAEL INSTITUTE OF TECHNOLOGY (FEBRUARY 1967)

CELLULAR STRUCTURES

FERRARI, D. (FAST CARRY-PROPAGATION ITERATIVE NETWORKS) POLITECNICO DI MILANO, UNPUBLISHED MANUSCRIPT (JUNE 1967)

ELECTRONICS (COMPUTERS--SOFT HARDWARE) ELECTRONICS, VOL 40, N5, PP45-46, 1967.

MINNICK, R.C. (A MINIMUM-COMPLEXITY CELLULAR ARRAY FOR GENERATION OF AN ARBITRARY COMBINATIONAL FUNCTION.) NOTE. (JUNE 21, 1962)

MINNICK, R.C. (LOGICAL DESIGN OF CELLULAR ARRAYS USING A MAN-MACHINE SYSTEM.) SRI TECHNICAL PROGRAM DESCRIPTION. (FEB. 5, 1965)

CRANE, H.D. (PLANAR CROSSINGS AND CELLULAR ARRAYS) SRI MEMO. (JANUARY 17, 1963)

CELLULAR SURVEY

BROOKING, M.E., W.F. KING III, A. GIUSTI (SURVEY OF IN-HOUSE WORK ON CELLULAR LOGIC) UNPUBLISHED MEMORANDUM (1965)

MINNICK, R.C., R.A. SHORT (CELLULAR LINEAR-INPUT LOGIC) FIN RPT, SRI PROJ. 4111, AFCRL AF19(628)-498, AFCRL 64-6, DDC AD433 802 (FEB. 1964)

MINNICK, R.C. ET AL (CELLULAR LOGIC) FINAL REPORT, SRI PROJECT 5087, PREPARED FOR AFCRL ON CONTRACT AF 19(628)-4233

MINNICK, R.C. (A SURVEY OF MICROCELLULAR RESEARCH) JOUR OF ACM, VOL 14, N2, PP203-241 (APRIL 1967)

CELLULAR SYSTEMS

LEE, C.Y. (SYNTHESIS OF A CELLULAR COMPUTER USING THE 29-STATE MODEL OF VON NEUMANN) BELL LABS MEMO MM63-344-5 (DECEMBER 1963)

MINNICK, R.C., R.A. SHORT (CELLULAR LINEAR-INPUT LOGIC) FIN RPT, SRI PROJ. 4111, AFCRL AF19(628)-498, AFCRL 64-6, DDC AD433 802 (FEB. 1964)

MINNICK, R.C. (APPLICATION OF CELLULAR LOGIC TO THE DESIGN OF MONOLITHIC DIGITAL SYSTEMS) PROC SYM MICROELEC AND LARGE SYST, (SPARTAN, WASH, 1965)

MINNICK, R.C. ET AL (CELLULAR LOGIC) FINAL REPORT, SRI PROJECT 5087, PREPARED FOR AFCRL ON CONTRACT AF 19(628)-4233

ATRUBIN, A.J. (ONE-DIMENSIONAL REAL-TIME ITERATIVE MULTIPLIER) IEEE TCC.

VOL EC-14,N 3,PP394-399 (JUNE 1965)

MINNICK,R.C.(CELLULAR NETWORKS)
PUBLICATION DRAFT (NOV 21,1966)

CELLULAR THEORY

MINNICK,R.C.,R.A.SHORT(CELLULAR LINFAR-INPUT LOGIC)FIN RPT,SRI PROJ.
4111,AFCLR AF19(628)-498,AFCLR 64-6,DDC AD433 802 (FEB. 1964)

MINNICK,R.C.ET AL(CELLULAR LOGIC)FINAL REPORT, SRI PROJECT 5087,
PREPARED FOR AFCLR ON CONTRACT AF 19(628)-4233

STONE,H.S.(ON NUMBER OF EQUIVALENCE CLASSES OF FUNCTIONS REALIZABLE
BY CELLULAR CASCADES)PCIBFFC,IEEE PUB 16C1,P81-87 (APRIL 1965)

STONE,H.S.,A.J.KORENJAK(CANONICAL FORM AND SYNTHESIS OF CELLULAR
CASCADES)IEEE TEC-14, N6, P852-862 (DECEMBER 1965)

MINNICK,R.C.,WARD,R.L.(SOME CONSIDERATIONS OF LSI AND CELLULAR LOGIC
FOR FUTURE DIGITAL SYSTEMS)UNPUBLISHED MANUSCRIPT (1967)

MINNICK,R.C.(CELLULAR LOGIC)
A MEMO (APR 9,1964)

CHAO,R.Y.(CELLULAR LOGICAL DESIGN USING A MAN-MACHINE SYSTEM--PROGRESS
REPORT I.)SRI NOTE. (AUG.17,1965)

CEREBRAL CORTEX

KABRISKY,M.(A SPATIALLY ITERATED MEMORY ORGAN PATTERNED AFTER THE
CEREBRAL CORTEX)ACM CONF, PAPER2C3,SEPT 1961.(ABSTRACT IN ACM 4.000)

CHARACTERISTIC LOCI

GLUCKSMAN,H.A.(PATTERN CLASSIFICATION BY CHARACTERISTIC LOCI)AIR FORCE
CAMBRIDGE RESEARCH LABORATORY REPORT 63-11 (JANUARY 1963)

CIRCUIT COMPLEXES

HUNG,J.W. ET AL.(INVESTIGATION AND ANALYSIS OF CIRCUIT COMPLEXES.)
UNIVAC,AF19(628)-437,PROJ 4645.FINAL REPORT. (DEC.1,1963)

CIRCUIT DESIGN

SANDER,W.B.(THE SYSTEM,SEMICONDUCTOR INTERFACE WITH COMPLEX INTEGRATED
CIRCUITS)AFIPS CONF PROC,VOL 29,PP 105-110. (1966)

CLASSIFIER

GLUCKSMAN,H.A.(A PARAPROPAGATION PATTERN CLASSIFIER)AIR FORCE
CAMBRIDGE RESEARCH LABORATORY 62-109 (MARCH 1962)

GLUCKSMAN,H.A.(PATTERN CLASSIFICATION BY CHARACTERISTIC LOCI)AIR FORCE
CAMBRIDGE RESEARCH LABORATORY REPORT 63-11 (JANUARY 1963)

CLOSED SETS

SETHARES,G.,(CLOSED SETS OF BOOLEAN FUNCTIONS AND THE RELIABILITY
PROBLEM FOR POLYFUNCTIONAL NETS)IEEE TEC VOL EC-5,N1,P115-117(FEB.66)

WAITE, W.M. (AN EFFICIENT PROCEDURE FOR THE GENERATION OF CLOSED SUBSETS
COMM. OF THE ACM, VOL 10, N 3, PP169-171. (MARCH 1967)

COBWEB

MINNICK, R.C. (COBWEB CELLULAR ARRAYS) PROCEEDINGS OF THE 1965 FALL JOINT
COMPUTER CONFERENCE, AFIPS VOL 27, PART 1, P327-341 (1965)

MINNICK, R.C. (TECHNICAL DESCRIPTION OF THE COBWEB CELLULAR ARRAY)
APPENDIX A. (MARCH 11, 1965)

MINNICK, R.C. (ELECTRONIC SWITCHING IN COBWEB ARRAYS.) AN SRI NOTE
(JULY 6, 1965)

MINNICK, R.C. (DESIGN FOR AN ELECTRONICALLY-SWITCHED COBWEB CELL.)
A NOTE. (AUGUST 10, 1965)

MINNICK, R.C. (SIMPLIFIED VERSIONS OF COBWEB CELLS.) A NOTE.
(AUGUST 11, 1965)

CODE

MINNICK, R.C. (MAGNETIC COMPARATORS AND CODE CONVERTERS) SWITCHING THEORY
IN SPACE TECH, ED BY AIKEN AND MAIN, P193-204 (STANFORD UNIV PRESS 1963)

EGGENBERGER, J.S., ANGELL, J.B. (CODE SELECTION FOR DEFECT-TOLERANT
MEMORIES) RECEIVED FEBRUARY 1966.

COMBINATORIAL

KILMER, W.L. (TRANSIENT BEHAVIOR IN ITERATIVE COMBINATORIAL SWITCHING
NETWORKS) PROC. 2ND ANN SYM SW CIR TH AND LOG DES, AIEE PUB S134 (SEPT 61)

KILMER, W.L. (ITERATIVE SWITCHING NETWORKS COMPOSED OF COMBINATORIAL
CELLS) IRE TRANS EC-11, N2, P123-131 (APRIL 1962)

MC CLUSKEY, E.J., JR. (ITERATIVE COMBINATIONAL SWITCHING CIRCUITS--
GENERAL DESIGN CONSIDERATIONS) IEEE T-7, N4, P285-291 (DECEMBER 1958)

UNGER, S.H. (PATTERN RECOGNITION USING TWO-DIMENSIONAL, BILATERAL, ITERATI
VE, COMBINATIONAL SWITCHING CIRCUITS) PSMTA, MRI SYM, VOL XII, P577-91 (1963)

MINNICK, R.C. (A MINIMUM-COMPLEXITY CELLULAR ARRAY FOR GENERATION OF AN
ARBITRARY COMBINATIONAL FUNCTION.) NOTE. (JUNE 21, 1962)

COMMUTATOR TRANSISTOR

DUNHAM, B. (THE MULTIPURPOSE BIAS DEVICE, PART 1, THE COMMUTATOR
TRANSISTOR.) IBM JOUR., PP117-129. (APRIL 1957)

COMPARATOR

MINNICK, R.C. (MAGNETIC COMPARATORS AND CODE CONVERTERS) SWITCHING THEORY
IN SPACE TECH, ED BY AIKEN AND MAIN, P193-204 (STANFORD UNIV PRESS 1963)

COMPLEMENTING

LEE, E.S. (ASSOCIATIVE TECHNIQUES WITH COMPLEMENTING FLIP-FLOPS) SJCC.
AFIPS, V23, P381-394 (SPARTAN BOOKS, WASH. D.C. 1963)

COMPUTER

- COMFORT, W. T. (A MODIFIED HOLLAND MACHINE) PROC OF FJCC, P481-488 (1963)
- CRANE, B. A. (ECONOMICS OF THE DLM, A BATCH-FABRICATION COMPUTER) PROC NAT SYMP ON IMPACT OF BATCH FAB ON FUTURE COMP, IEEE PUB 16C1, P144-9 (AP 65)
- LEE, C. Y. (INTERCOMMUNICATING CELLS, BASIS FOR A DISTRIBUTED LOGIC COMPUTER) PFJCC, P130-136 (SPARTAN BOOKS, WASH. D. C. 1962)
- LEE, C. Y. (SYNTHESIS OF A CELLULAR COMPUTER USING THE 29-STATE MODEL OF VON NEUMANN) BELL LABS MEMO MM63-344-5 (DECEMBER 1963)
- ROSIN, R. F. (AN ORGANIZATION OF AN ASSOCIATIVE CRYOGENIC COMPUTER) SPRING JCC, AFIPS, VOL 21, P203-212 (MAY 1962)
- UNGER, S. H. (A COMPUTER ORIENTED TOWARD SPATIAL PROBLEMS) PROC IRE VOL 46, N 10, P1744-1750 (OCTOBER 1958)
- YEVREINOV, E. U., Y. G. KOSAREV (HIGH EFFICIENCY COMPUTING SYSTEMS) ENGINEERING CYBERNETICS, NO 4, P1-19 (1963)
- MC KEEVER, B. T. (ASSOCIATIVE STRUCTURE COMPUTER) GE LAB, TIS REPT 65-CDL-5 (AUGUST 1965)
- THOMAS, E., CALLAN, J. D. (SLOW, BUT SMALL, MAY WIN THE RACE.) PP166-168, SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)
- ELECTRONICS (COMPUTERS--MORE SCRATCH PADS--FAST COMBINATION--CONVERSATIONAL PROGRAM.) ELECTRONICS, VOL 39, N 7. (APRIL 4, 1966)
- WORKSHOP (THE DEVELOPEMENT OF NEW COMPUTER ORGANIZATIONS) SPONSORED BY ROME AIR DEV CENT, HUGHES AIRCRAFT CO AND WCTC OF IEEE. (JUNE 27-29, 1967)
- RICE, R., ET AL. (PROMISING AVENUES FOR COMPUTER RESEARCH) A PANEL DISCUSSION. AFIPS CONF PROC, VOL 27, PART 2, PP 85-100. (1965)

COMPUTER

- SACK, E. A., R. C. LYMAN (EVOLUTION OF THE CONCEPT OF A COMPUTER ON A SLICE) PROC IEEE, V52, N12, P1713-1720 (DECEMBER 1964)
- BLUM, H. (A MACHINE FOR PERFORMING VISUAL RECOGNITION BY USE OF ANTENNA PROPAGATION CONCEPTS) PROC WEST ELECTR SHOW AND CONV, PAPER 6.4 (1962)
- STEWART, R. M. (DESIGN FOR A STRUCTURALLY-HOMOGENEOUS PERIPHERAL-ACCESS FUNCTIONALLY-UNIVERSAL ELECTROCHEMICAL MACHINE) RES MEMO 25, SP GEN (JU65)

COMPUTER, ITERATIVE

- GARNER, H. L., J. S. SQUIRE (ITERATIVE CIRCUIT COMPUTERS) PROC OF 1962 WORKSHOP ON COMPUTER ORGANIZ, P156-181 (SPARTAN, WASH., D. C. 1963)
- GARNER, H. L., ET AL (A STUDY OF ITERATIVE CIRCUIT COMPUTERS) TECHNICAL DOC REPT NO. AL-TDR-64-24, PROJ 4160, TASK 416005, UNIV MICH (APRIL 1964)
- GONZALEZ, R. (A MULTILAYER ITERATIVE CIRCUIT COMPUTER) TECHNICAL NOTE, CONTRACT AF 33(657)-7391 (AUGUST 1962)

GONZALEZ, R. (A MULTILAYER ITERATIVE CIRCUIT COMPUTER) IEEE TEC-12, N6
P781-790 (DECEMBER 1963)

GONZALEZ, R. (A MULTILAYER ITERATIVE CIRCUIT COMPUTER) ACM CONFERENCE
PAPER 4C.3 (AUGUST 1963) (ABSTRACT)

HAWKINS, J. K., C. J. MUNSEY (A TWO-DIMENSIONAL ITERATIVE NETWORK COMPUTING
TECHNIQUE AND MECHANIZATIONS) PROC 1962 WORK ON COM ORG P93-125 (1963)

HOLLAND, J. H. (ITERATIVE CIRCUIT COMPUTERS) PROCEEDINGS OF THE WEST
JOINT COMPUTER CONFERENCE, P259-265 (1960)

SIMMONS, G. J., L. W. ROOK (A DESCRIPTION OF THE COMPUTER ORGANIZATION IMPO-
SED BY LARGE ITERATIVE SYSTEMS) PNSIBFFC, IEEE PUB 16C1, P191-196 (AP 65)

COMPUTER ORGANIZATN

LEVY, S. Y., LINHARDT, R. J., MILLER, H. S., SIDNAM, R. D. (SYSTEM UTILIZATION
OF LARGE SCALE INTEGRATION)

HOBBS, L. C. (EFFECTS OF LARGE ARRAYS ON MACHINE ORGANIZATION AND
HARDWARE, SOFTWARE TRADEOFFS) AFIPS CONF PROC, VOL 29. (1966)

FLYNN, M. J. (A PROSPECTUS ON INTEGRATED ELECTRONICS AND COMPUTER
ARCHITECTURE) AFIPS CONF PROC, VOL 29, PP97-103. (1966)

PARISER, J. J. (CONNECTION CONSIDERATIONS WITH A VIEW TOWARD BATCH
FABRICATION) PROC OF NAT SYMP ON IMP OF BATCH FAB ON FUT COMP, 1965.

COMPUTER, PARALLEL

BALL, J. R., R. C. BOLLINGER, T. A. JEEVES, R. C. MC REYNOLDS, D. H. SHAFFER (ON THE
USE OF THE SOLOMON PARALLEL PROCESSING COMPUTER) PEJCC, P137-146 (1962)

COMFORT, W. T. (HIGHLY PARALLEL MACHINES) IBM REPORT NO. 62-825-496
(OCTOBER 1962)

COMFORT, W. T. (HIGHLY PARALLEL MACHINES) WORKSHOP ON COMPUTER ORGANIZA-
TION P126-155 (SPARTAN BOOKS, WASHINGTON, D.C. 1963)

GREGORY, J. (THE SOLOMON COMPUTER) IEEE TEC-12, NO. 6, P 779-781
(DECEMBER 1963)

HAWKINS, J. K., C. J. MUNSEY (A PARALLEL COMPUTER ORGANIZATION AND
MECHANIZATIONS) IEEE TEC, VOL. EC-12, PP251-262 (JUNE 1963)

HOLLAND, J. (A UNIVERSAL COMPUTER CAPABLE OF EXECUTING AN ARBITRARY NO.
OF SUB-PROGRAMS SIMULTANEOUSLY) PEJCC, P108-113 (1959)

MC CORMICK, B. H. (THE ILLINOIS PATTERN RECOGNITION COMPUTER ILLIAC III)
IEEE TEC-12, N6, P791-813 (DECEMBER 1963)

SLOTNICK, D. L., W. C. BORCK, R. C. MC REYNOLDS (THE SOLOMON COMPUTER) PROC
FJCC, P97-107 (1962)

SLOTNICK, D. L., W. C. BORCK, R. C. MC REYNOLDS (THE SOLOMON COMPUTER--A
PRELIMINARY REPORT) WORKSHOP ON COMP ORGANIZ, P66-92 (SPARTAN WASH, 1963)

SQUIRE, J. S. (PROGRAMMING AND DESIGN CONSIDERATIONS OF A HIGHLY PARALLEL

COMPUTER) SJCC, AFIPS, V23, P395-400 (SPARTAN 1963)

UNGER, S.H. (A COMPUTER ORIENTED TOWARD SPATIAL PROBLEMS) PROC IRE
VOL 46, N 10, P1744-1750 (OCTOBER 1958)

COMPUTER SUBSYSTEMS

DITRICK, N.H., M.M. MITCHELL, N.E. SEKFLY (INTEGRATED DIRECT-COUPLED UNIPOLAR TRANS LOG ELMNT) FIN REPT, CONTR AF19(628)-428, AFCRL REPT 63-525 (OC 63)

DOMENICO, R.J., R.A. HENLE (ALL-PURPOSE COMPUTER CIRCUITS) ELECTRONICS,
VOL 33, P56-58 (AUGUST 19, 1960)

LEE, C.Y., M.C. PAULL (A CONTENT-ADDRESSABLE DISTRIBUTED LOGIC MEMORY WITH APPLICATIONS TO INFORMATION RETRIEVAL) PROC IRE, V51, N6, P924-932 (JU 63)

HAWKINS, J.K., C.J. MUNSEY (A TWO-DIMENSIONAL ITERATIVE NETWORK COMPUTING TECHNIQUE AND MECHANIZATIONS) PROC 1962 WORK ON COM ORG P93-125 (1963)

WATSON, R.W., HASTINGS, C.W. (SELF-CHECKED COMPUTATION USING RESIDUE ARITHMETIC.) IEEE PROC., VOL 54, N12, PP1920-1931. (DEC. 1966)

COMPUTING TECHNIQUES

HAWKINS, J.K., C.J. MUNSEY (A TWO-DIMENSIONAL ITERATIVE NETWORK COMPUTING TECHNIQUE AND MECHANIZATIONS) PROC 1962 WORK ON COM ORG P93-125 (1963)

CONTENT-ADDRESSABLE

LEE, C.Y., M.C. PAULL (A CONTENT-ADDRESSABLE DISTRIBUTED LOGIC MEMORY WITH APPLICATIONS TO INFORMATION RETRIEVAL) PROC IRE, V51, N6, P924-932 (JU 63)

CONVERGENCE

URBANO, R.H. (ON THE CONVERGENCE AND ULTIMATE RELIABILITY OF ITERATED NEURAL NETS) IEEE TEC-13, P204-225 (JUNE 1964)

URBANO, R.H. (SOME NEW RESULTS ON THE CONVERGENCE, OSCILLATION, AND RELIABILITY OF POLYFUNCTIONAL NETS) IEEE TEC-14, P769-781 (DECEMBER 1965)

SETHARES, G., (CLOSED SETS OF BOOLEAN FUNCTIONS AND THE RELIABILITY PROBLEM FOR POLYFUNCTIONAL NETS) IEEE TEC VOL EC-5, N1, P115-117 (FEB. 66)

CRYOGENIC

ROSIN, R.F. (AN ORGANIZATION OF AN ASSOCIATIVE CRYOGENIC COMPUTER) SPRING JCC, AFIPS, VOL 21, P203-212 (MAY 1962)

YAU, S.S., YANG, C.C. (A CRYOGENIC ASSOCIATIVE MEMORY SYSTEM FOR INFORMATION RETRIEVAL) PROC OF THE NAT ELECT CONF, VOL 22, 1966.

CUTPOINT

MINNICK, R.C. (CUTPOINT CELLULAR LOGIC) IEEE TEC-13, NO 6, P 685-698 (DECEMBER 1964)

YANG, C.C., YAU, S.S. (A CUTPOINT CELLULAR ASSOCIATIVE MEMORY) IEEE TEC EC-15, NO-4, PP522-534 (AUG. 1966)

PETERSEN, B.S. (CUTPOINT CELL FOR CELLULAR LOGIC)

(NOV 26, 1963)

MINNICK, R.C. (A SIMPLIFIED CUTPOINT CELL)
SRI MEMO (MAY 17, 1965)

MINNICK, R.C. (AN IMPROVED CUTPOINT PARALLEL ADDER.) AN SRI NOTE
(MAY 24, 1965)

CYCLING

KILMER, W.L. (ON CYCLING BEHAVIOR IN 1-DIMENSIONAL BILATERAL ITERATIVE NETWORKS) SCI REPT 3, AFCRL CONTR AF19(604)-6619, ERL, MSU, BOZ. MT. (AUG 62)

POAGE, J.F. (MEMORY AND CYCLING IN BILATERAL ITERATIVE NETWORKS) TECH REP NO. 7, PRINCETON UNIV DIGITAL SYSTEMS LAB, (MAY 1961)

DECOMPOSITION

YOELI, M., TURNER, J. (DECOMPOSITIONS OF GROUP FUNCTIONS WITH APPLICATIONS TO TWO-RAIL CASCADES) AFCRL-66-472, REPORT 2, SRI (NOVEMBER 1966)

ASHENHURST, R.L. (THE DECOMPOSITION OF SWITCHING FUNCTIONS) PROC. OF AN INTERNAT. SYMP. ON THE THEORY OF SWITCHING, HARVARD, ANN. 29, PP 74-116.

MEO, A.R. (THE DETERMINATION OF THE MINIMAL TANT NETWORKS) PROC OF THE 2ND ANN ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY. (SEPT. 1964)

DEFECT-TOLERANT

EGGENBERGER, J.S., ANGELL, J.B. (CODE SELECTION FOR DEFFCT-TOLERANT MEMORIES) RECEIVED FEBRUARY 1966.

DEPENDENT STRUCTURE

LENDARIS, G.G., G.L. STANLEY (ON THE STRUCTURE-DEPENDENT PROPERTIES OF ADAPTIVE LOG NET) GM DEF RES LABS, STA BRBRA, CALIF, TR63-219 (JULY 63)

DESIGN

MC CLUSKEY, E.J., JR. (ITERATIVE COMBINATIONAL SWITCHING CIRCUITS-- GENERAL DESIGN CONSIDERATIONS) IEEE TEC-7, N4, P285-291 (DECEMBER 1958)

MINNICK, R.C. (APPLICATION OF CELLULAR LOGIC TO THE DESIGN OF MONOLITHIC DIGITAL SYSTEMS) PROC SYM MICROELEC AND LARGE SYST, (SPARTAN, WASH, 1965)

SQUIRE, J.S. (PROGRAMMING AND DESIGN CONSIDERATIONS OF A HIGHLY PARALLEL COMPUTER) SJCC, AFIPS, V23, P395-407 (SPARTAN 1963)

THE ELECTRONIC ENGINEER (LSI+CAD=ISSCC 1967) STAFF REPORT ON LARGE SCALE INTEGRATION AND COMPUTER AIDED DESIGN, APRIL 1967.

HOPCROFT, J.E. (USE OF RECTANGULAR ASYNCHRONOUS REGISTER PROPERTIES IN CELLULAR SYSTEM DESIGN.) AN SRI NOTE. (JULY 31, 1964)

NOTZ, W.A., ET AL. (BENEFITTING THE SYSTEM DESIGNER.) PP 130-141, SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)

HAZLETT, L. (COMPUTER ACCELERATES DESIGN AND PRODUCTION OF LARGE ARRAYS) SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)

PRANGISHVILI, I.V., ET AL. (MICROELECTRONICS AND MONOLITHIC CIRCUITS FOR

- CONSTRUCTION OF LOGICAL AND COMPUTING EQUIPMENT.) MOSKVA (1967)
- PRANGISHVILI, I.V. ET AL. (HOMOGENEOUS MICROELECTRONIC STRUCTURES AND NEW PRINCIPLES FOR THE MANUFACTURE OF LOGIC AND SEQUENTIAL ARRANGEMENTS)
- FREITAG, H. (DESIGN AUTOMATION FOR LARGE SCALE INTEGRATION)
TECHNICAL PAPER, WESCON 1966.

DEVICES

- WARNER, R.M. JR. (COMPARING MOS AND BIPOLAR INTEGRATED CIRCUITS)
IEEE SPECTRUM, PP50-58 (JUNE 1967)
- PETRITZ, R.L. (TECHNOLOGICAL FOUNDATIONS AND FUTURE DIRECTIONS OF
LARGE-SCALE INTEGRATED ELECTRONICS) AFIPS CONF PROC, VOL 29, PP65-87 (1966)
- VADASZ, L., NEVALA, R. ET AL. (A SYSTEMATIC ENGINEERING APPROACH TO COMPLEX
ARRAYS) ISSCC, FEB. 1966, SESSION XI, PP120-121.
- TRIEBWASSER, S. (PROGRAMMABLE INTERCONNECTION TECHNIQUE) ISSCC, FEB. 1966,
SESSION XI, DIGITAL APPLICATIONS OF FIELD-EFFECT TRANSISTORS. P124-125.
- LOGUE, J.C. (LARGE SCALE INTEGRATION-SYSTEM UTILIZATION) ISSCC, FEB. 1966,
SESSION III, KEYNOTE PANEL DISCUSSION, DIGEST OF TECHNICAL PAPERS, P.31.
- HOFSTEIN, S.R., HEIMAN, F.P. (THE SILICON INSULATED-GATE FIELD-EFFECT
TRANSISTOR.) IEEE PROC, PP1190-1202. (SEPT. 1963)
- ELECTRONICS (COMPUTERS--SOFT HARDWARE) ELECTRONICS, VOL 40,
N5, PP45-46, 1967.
- KILBY, J.S. (LSI-DEVICE FABRICATION) KEYNOTE PANEL DISCUSSION, INTRODUCTOR
PAPER, ISSCC 1966, SESS. III KEYNOTE, P30,31.
- WARNER, R.M. JR. (COMPARING MOS AND BIPOLAR INTEGRATED CIRCUITS)
IEEE SPECTRUM, PP50-58 (JUNE 1967)
- VADASZ, L. (THE MICROMATRIX APPROACH TO MOS COMPLEX ARRAYS)
TECHNICAL PAPER, WESCON 1966.
- PETRITZ, R.L. (TECHNOLOGICAL FOUNDATIONS AND FUTURE DIRECTIONS OF
LARGE-SCALE INTEGRATED ELECTRONICS) AFIPS CONF PROC, VOL 29, PP65-87 (1966)
- MILLER, A. (SILICON-ON-SAPPHIRE APPROACH AFFORDS FREEDOM AND FLEXIBILITY
SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)

DEVICES

- FARINA, D.E., TROTTER, D. (MOS INTEGRATED CIRCUITS SAVE SPACE AND MONEY)
ELECTRONICS, PP 84-95. (OCTOBER 4, 1965)
- BANGHART, I.E., ET AL. (TOWARD SOME ULTIMATE LIMITS TO THE ECONOMY
ADVANTAGES OF BATCH-FABRICATED MOS COMPUTER SYSTEMS) NAT SYMP ON IMP, 65
- EIMBINDER, J. (THE EXPANDING MARKET)
ELECTRONICS (OCT 4, 1965)
- DITRICK, N.H., M.M. MITCHELL, N.E. SEKFLY (INTEGRATED DIRECT-COUPLED UNIPOL-
AR TRANS LOG ELMNT) FIN REPT, CONTR AF19(628)-428, AICRL REPT 63-525 (UC63)

DIGITAL

MINNICK, R.C. (APPLICATION OF CELLULAR LOGIC TO THE DESIGN OF MONOLITHIC DIGITAL SYSTEMS) PROC SYM MICRUELEC AND LARGE SYST, (SPARTAN, WASH, 1965)

ROCHESTER, N., J.H. HOLLAND, L.H. HAIBT, W.L. DUDA (TESTS ON A CELL ASSEMBLY THEO OF ACTION OF BRAIN, USING COMPUTER) IRETIT-2, P80-93 (SEPT 1956)

DIODE ARRAYS

CUBERT, J.S., MURPHY, J.J. (BATCH PROCESS THIN-FILM DIODE LOGIC ARRAYS AND THEIR EVALUATION) PROC OF NAT SYM ON IMP BATCH FAB ON FUT COMP, 1965.

DIRECT COUPLED

DITRICK, N.H., M.M. MITCHELL, N.E. SEKFLY (INTEGRATED DIRECT-COUPLED UNIPOLAR TRANS LOG ELMNT) FIN REPT, CONTR AF19(628)-428, AFCRL REPT63-525 (UC63)

DISTRIBUTED LOGIC

CRANE, B.A., J.A. GITHENS (BULK PROCESSING IN DISTRIBUTED-LOGIC MEMORY) IEEETEC-14, N2, P186-196 (APRIL 1965)

LEE, C.Y. (INTERCOMMUNICATING CELLS, BASIS FOR A DISTRIBUTED LOGIC COMPUTER) PFJCC, P130-136 (SPARTAN BOOKS, WASH. D. C. 1962)

LEE, C.Y., M.C. PAULL (A CONTENT-ADDRESSABLE DISTRIBUTED LOGIC MEMORY WITH APPLICATIONS TO INFORMATION RETRIEVAL) PROC IRE, V51, N6, P924-932 (JU 63)

(D,K) GRAPHS

AKERS, S.B. JR. (ON THE CONSTRUCTION OF (D,K) GRAPHS) IEEETEC-14, N3, P488 (JUNE 1965)

ELSPAS, B. (TOPOLOGICAL CONSTRAINTS ON INTERCONNECTION-LIMITED LOGIC) SWITCHING CIRC THEO AND LOGICAL DES, VOL S-164, PP 133-135. (OCT. 1964)

DYNAMIC SWITCHING

KILMER, W.L. (ON DYNAMIC SWITCHING IN ONE-DIMENSIONAL ITERATIVE LOGIC NETWORKS) INFORMATION AND CONTROL, V 6, P399-415 (1963)

EIGHT-NEIGHBOR

ZSCHIRNT, H.H. (MISCELLANEOUS NOTES ON CELLULAR LOGIC STRUCTURES AND THEIR SYNTHESIS IN EIGHT-NEIGHBOR NETS) UNPUBLISHED MEMORANDUM (1966)

ELECTRO-MECHANICAL

STEWART, R.M. (DESIGN FOR A STRUCTURALLY-HOMOGENEOUS PERIPHERAL-ACCESS FUNCTIONALLY-UNIVERSAL ELECTROCHEMICAL MACHINE) RES MEMO25, SP GEN (JU65)

EL-PC

LOW, P.R., J.A.O CONNELL, E.J. SKIKO (AN EL-PC DEVICE TO IMPLEMENT FLOW-TABLE LOG FOR VAR PAT RECOG) DIGEST SOLID ST CIR CONF, P3 35 (1961)

EQUIVALENCE CLASSES

STONE, H.S. (ON NUMBER OF EQUIVALENCE CLASSES OF FUNCTIONS REALIZABLE BY CELLULAR CASCADES) PCIBFFC, IEEE PUB 16C1, P81-87 (APRIL 1965)

PLISCH,D.C. ET AL.(THE NUMBER OF EQUIVALENCE CLASSES OF FUNCTIONS REALIZABLE BY TRIBUTARY NETWORKS.)RECEIVED AUG.16,1965.

EXCLUSIVE-OR

HSIAO,M.Y.,SCOTT,J.B.(A MAP METHOD OF OBTAINING A BOOLEAN FUNCTION IN EXCLUSIVE-OR FORM.)UNPUBLISHED MANUSCRIPT FROM UNIV. OF FLORIDA.

FAST-CARRY NETWORKS

FERRARI,D.(FAST CARRY-PROPAGATION ITERATIVE NETWORKS)POLITECNICO DI MILANO,UNPUBLISHED MANUSCRIPT (JUNE 1967)

FAULT MASKING

DUNNING,M.,B.KOLMAN,L.STEINBERG(RELIABILITY AND FAULT-MASKING IN N-VAR NOR TREES)SCI REPT 1,CONTR AF19(628)-4051,PROJ4641,AFCRL65-295(AP 65)

FLEXIBILITY

KING,W.F.,A.GIUSTI(CAN LOGIC ARRAYS BE KEPT FLEXIBLE)ELECTRONIC DESIGN, P57-61, MAY 24, 1965

MAITRA,K.K.(CASCADED SWITCHING NETWORKS OF TWO-INPUT FLEXIBLE CELLS) IRETEC-11,P136-143 (APRIL 1962)

FLIP-FLOP

LEE,E.S.(ASSOCIATIVE TECHNIQUES WITH COMPLEMENTING FLIP-FLOPS)SJCC AFIPS, V23,P381-394(SPARTAN BOOKS,WASH.D.C. 1963)

FLOW-MODE

BJORNER,D.(A TWO DIMENSIONAL,MULTIPLE DATA,FLOW MODE,ITERATIVE MULTIPLIER)UNPUBLISHED MANUSCRIPT (AUGUST 1966)

FLOW-TABLE

MAITRA,K.K.(CASCADED SWITCHING NETWORKS OF TWO-INPUT FLEXIBLE CELLS) IRETEC-11,P136-143 (APRIL 1962)

LOW,P.R.,G.A.MALEY(FLOW-TABLE LOGIC) PROC IRE, VOL 49, NO. 1, P221-228 (JANUARY 1961)

FUNCTIONS

ELSPAS,B.,R.A.SHORT(A BOUND ON THE RUN MEASURE OF SWITCHING FUNCTIONS) IEEEETEC-13 N1, P1-4 (FEBRUARY 1964)

MIYATA,F.(REALIZATION OF ARBITRARY LOGICAL FUNCTIONS USING MAJORITY ELEMENTS)IEEEETEC-12, N 3, P183-191 (JUNE 1963)

SPANDORFER,L.M.,J.V.MURPHY(SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF INTEGRATED CIRCUITS)SCI RPT NO.1 UNIVAC 4645, CONTR AF19(628)2907(063)

SPANDORFER,L.M.,J.V.MURPHY(SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF INTEGRATED CIRCUITS)SCI RPT NO.2 UNIVAC 4645, CONTR AF19(628)2907(064)

STONE,H.S.(ON NUMBER OF EQUIVALENCE CLASSES OF FUNCTIONS REALIZABLE

BY CELLULAR CASCADES)PCIBFFC,IEEE PUB 16C1,P81-87 (APRIL 1965)

UBER,E.F.,R.J.DOMENICO(A UNIVERSAL LOGIC FUNCTION WAFER)LOCKHEED
MICROSYSTEMS ELECTRONICS REPORT 6-90-64-8 (1964)

YOELI,M.,TURNER,J.(DECOMPOSITIONS OF GROUP FUNCTIONS WITH APPLICATIONS
TO TWO-RAIL CASCADES) AFCRL-66-472,REPORT 2,SRI (NOVEMBER 1966)

SPANDORFER,L.M.(SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF INTEGRATED
CIRCUITS)FIN RPT,UNIVAC PROJ 4645,AFCRL-66-298 (NOVEMBER 1965)

FUNCTION GENERATION

AVIZIENIS,A.(ARITHMETIC MICROSYSTEMS FOR THE SYNTHESIS OF FUNCTION
GENERATION.)IEEE PROC.,VOL54,N12,PP1910-1919. (DEC.1966)

FUNCTIONALLY-UNIVERS

STEWART,R.M.(DESIGN FOR A STRUCTURALLY-HOMOGENEOUS PERIPHERAL-ACCESS
FUNCTIONALLY-UNIVERSAL ELECTROCHEMICAL MACHINE)RES MEMO25,SP GEN(JU65)

GATES

AMAREL,S.,G.COOKE,R.O.WINDER(MAJORITY GATE NETWORKS)IEEE TEC-13,N1,P4-
13 (FEBRUARY 1964)

GROUP THEORETICAL

YOELI,M.(A GROUP-THEORETICAL APPROACH TO TWO-RAIL CASCADES)IEEE TEC-14,
N 6, P815-822 (DECEMBER 1965)

HOLLAND

AMAREL,S.,REVIEW OF TWO PAPERS BY HOLLAND,IRETEC-9,P384-385
(SEPTEMBER 1960)

COMFORT,W.T.(A MODIFIED HOLLAND MACHINE)PROC OF FJCC, P481-488
(1963)

HOMOGENEOUS

STEWART,R.M.(THEORY OF STRUCTURALLY HOMOGENEOUS LOGIC NETS)BIOLOGICAL
PROTOTYPES AND SCIENTIFIC SYSTEMS, V1, P370-380 (1962)

STEWART,R.M.(DESIGN FOR A STRUCTURALLY-HOMOGENEOUS PERIPHERAL-ACCESS
FUNCTIONALLY-UNIVERSAL ELECTROCHEMICAL MACHINE)RES MEMO25,SP GEN(JU65)

ILLIAC III

MC CORMICK,B.H.(THE ILLINOIS PATTERN RECOGNITION COMPUTER ILLIAC III)
IEEE TEC-12, N6, P791-813 (DECEMBER 1963)

MC CORMICK,B.H.,S.R.ROY,K.C.SMITH,S.YAMADA(ILLIAC III-A PROCESSOR OF
VISUAL INFORMATION)PROC OF IFIPC, 1965

ILLINOIS

MC CORMICK,B.H.(THE ILLINOIS PATTERN RECOGNITION COMPUTER ILLIAC III)
IEEE TEC-12, N6, P791-813 (DECEMBER 1963)

INFORMATION RETRIEVL

YAU, S.S., YANG, C.C. (A CRYOGENIC ASSOCIATIVE MEMORY SYSTEM FOR INFORMATION RETRIEVAL) PROC OF THE NAT ELECT CONF, VOL 22, 1966.

LEE, C.Y., M.C. PAULL (A CONTENT-ADDRESSABLE DISTRIBUTED LOGIC MEMORY WITH APPLICATIONS TO INFORMATION RETRIEVAL) PROC IRE, V51, N6, P924-932 (JU 63)

MC CORMICK, B.H., S.R. ROY, K.C. SMITH, S. YAMADA (ILLIAC III-A PROCESSOR OF VISUAL INFORMATION) PROC OF IFIPC, 1965

INPUTS

HERZOG, G., (ACTIVE LOGIC ELEMENTS USING NON-GALVANIC MODIFYING INPUTS) SCIEN. REPT NO.1, CONTR AF19(628)-1629 AFCRL REPT 63-567 (OCT 1963)

HERZOG, G., K.C. HU, M.H. LEWIN (ACTIVE LOGIC ELEMENTS USING NON-GALVANIC MODIFYING INPUTS) FIN REP, CON. AF19(628)-1929, AFCRL REP 64-896 (OCT 1964)

MINNICK, R.C., R.A. SHORT (CELLULAR LINEAR-INPUT LOGIC) FIN RPT, SRI PROJ. 4111, AFCRL AF19(628)-498, AFCRL 64-6, DDC AD433 802 (FEB. 1964)

INTEGRATED CIRCUITS

ELECTRONIC ENGINEER (NEW TECHNIQUE RAPS LSI COST) EE UP TO DATE, P26 (MAY 1967)

SPRAGUE ELECTRIC CO. (MICROELECTRONICS-INTEGRATED CIRCUITRY) SPRAGUE ELECTRIC CO. ANNUAL REPORT (1962)

NOYCE, R.N. (INTEGRATED CIRCUITS-PAST, PRESENT AND FUTURE INDICATIVE.) SPEECH PRESENTED TO THE 17TH ANN CONV OF FAFH. (APR. 27, 1964)

HOGAN, C.L. (INTEGRATED CIRCUITS.) MONITOR.

AIEE (AIEE WORKSHOP ON INTEGRATED LOGIC.) ABSTRACTS. UNIVERSITY OF CHICAGO. (OCT. 11, 12, 1962)

HERZOG, G.B., ET AL. (A REPORT ON A NAVIGATIONAL COMPUTER USING IC ARRAYS) RCA LABORATORIES. (MAY 6, 1966)

MARTIN, J.W. (WHAT IS PRACTICAL WITH COMPLEX INTEGRATED CIRCUITS) THE ELECTRONICS ENGINEER, EE MICROWORLD. (OCT. 1966)

THE ELECTRONIC ENGINEER (INTEGRATED CIRCUIT COURSE) 10 PARTS. THE ELECTRONIC ENGINEER (AUGUST AND OCTOBER 1966)

GEARTNER, W.W. (NANOWATT DEVICES) PROCEEDINGS OF THE IEEE, PP 592-604 (JUNE 1965)

RICE, R., ET AL. (PROMISING AVENUES FOR COMPUTER RESEARCH) A PANEL DISCUSSION. AFIPS CONF PROC, VOL 27, PART 2, PP 85-100. (1965)

BANGHART, L.E., ET AL. (TOWARD SOME ULTIMATE LIMITS TO THE ECONOMY ADVANTAGES OF BATCH-FABRICATED MOS COMPUTER SYSTEMS) NAT SYMP ON IMP, 65

INTEGRATED CIRCUITS

BONN, T.H. (SYSTEM CONSIDERATIONS OF TECHNOLOGIES) PROC OF THE NATIONAL SYMPOSIUM ON THE IMPACT OF BATCH FAB ON FUTURE COMPUTERS, 1965.

SPANDORFER, L.M., J.V. MURPHY (SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF INTEGRATED CIRCUITS) SCI RPT NO.1 UNIVAC 4645, CONTR AF19(628)2907(063)

SPANDORFER, L.M., J.V. MURPHY (SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF INTEGRATED CIRCUITS) SCI RPT NO.2 UNIVAC 4645, CONTR AF19(628)2907(064)

SPANDORFER, L.M. (SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF INTEGRATED CIRCUITS) FIN RPT, UNIVAC PROJ 4645, AFCRL-66-298 (NOVEMBER 1965)

DITRICK, N.H., M.M. MITCHELL, N.E. SEKELY (INTEGRATED DIRECT-COUPLED UNIPOLAR TRANS LOG ELMNT) FIN REPT, CONTR AF19(628)-428, AFCRL REPT 63-525(OC63)

INTERCOMMUNICATING

LEE, C.Y. (INTERCOMMUNICATING CELLS, BASIS FOR A DISTRIBUTED LOGIC COMPUTER) PFJCC, P130-136 (SPARTAN BOOKS, WASH. D. C. 1962)

INTERCONNECTIONS

SPANDORFER, L.M., A.B. TONIK (PLANAR INTERCONNECT LOGIC) PROC OF SYMP ON MICROELECTR AND LARGE SYS, (SPARTAN BOOKS, WASH, D.C. 1965)

MOORE-PETERSON ASSN. (SURVEY-STUDY OF THE INTERCONNECTION PROBLEM IN MICROELECTRONICS) FIN RPT, PHASE 1, MOORE-PETERSON ASSOCIATES (JUL 65)

ELSPAS, B. (STACKING OF INTERCONNECTIONS--SOME COMMENTS ON ASSUMPTIONS) SRI NOTE. (APRIL 22, 1965)

MARVIN, C.E., WALKER, R.M. (CUSTOMIZING BY INTERCONNECTION.) PP157-164, SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)

SPANDORFER, L.M. (TOPOLOGICAL ASPECTS OF MICROCIRCUIT MATRIX INTERCONNECTIONS.) NAECON (1964)

ELSPAS, B. (TOPOLOGICAL CONSTRAINTS ON INTERCONNECTION-LIMITED LOGIC) SWITCHING CIRC THEO AND LOGICAL DES, VOL S-164, PP 133-135. (OCT. 1964)

INTERCONNECTIONS

LEE, C.Y. (AN ALGORITHM FOR PATH CONNECTIONS AND ITS APPLICATIONS) IRE TEC-10, P346-365 (SEPTEMBER 1961)

MACKINTOSH, I.M., D.GREEN (PROGRAMMED INTERCONNECTIONS--A RELEASE FROM TYRANNY) PROC IEEE, V52, N12, P1648-1651 (DECEMBER 1964)

PARISER, J.J. (CONNECTION CONSIDERATIONS WITH A VIEW TOWARD BATCH FABRICATION) PROC OF NAT SYMP ON IMP OF BATCH FAB ON FUT COMP, 1965.

ITERATIVE

ATRUBIN, A.J. (A STUDY OF SEVERAL PLANAR ITERATIVE SWITCHING CIRCUITS) SM THESIS, MIT ELECTRICAL ENGINEERING DEPARTMENT (1958)

CANADAY, R.H. (TWO-DIMENSIONAL ITERATIVE LOGIC) MIT ELECTRONIC SYSTEMS LABORATORY, REPT ESL-R-210, CONTR AF-33(657)-11311, AF TASK 4421 (SEPT 1964)

FISCHER, P.C. (GENERATION OF PRIMES BY A ONE-DIMENSIONAL REAL-TIME ITERATIVE ARRAY) JACM, VOL 12, N3, P388-394 (JULY 1965)

GARNER, H.L., J.S. SQUIRE (ITERATIVE CIRCUIT COMPUTERS) PROC OF 1962

- WORKSHOP ON COMPUTER ORGANIZ, P156-181 (SPARTAN, WASH., D.C. 1963)
- GARNER, H.L., ET AL (A STUDY OF ITERATIVE CIRCUIT COMPUTERS) TECHNICAL DOC REPT NO. AL-TDR-64-24, PROJ 4160, TASK 416005, UNIV MICH (APRIL 1964)
- GONZALEZ, R. (A MULTILAYER ITERATIVE CIRCUIT COMPUTER) TECHNICAL NOTE, CONTRACT AF 33(657)-7391 (AUGUST 1962)
- GONZALEZ, R. (A MULTILAYER ITERATIVE CIRCUIT COMPUTER) IEEE T-12, N6 P781-790 (DECEMBER 1963)
- GONZALEZ, R. (A MULTILAYER ITERATIVE CIRCUIT COMPUTER) ACM CONFERENCE PAPER 4C.3 (AUGUST 1963) (ABSTRACT)
- GRASSELLI, A. (ITERATIVE SWITCHING NETWORKS HAVING COMPLETION SIGNALS) ALTA FREQUENZA, VOL 31, NO. 12, P832-837, 1962 (IN ITALIAN)
- GRISWOLD, R.E. (A STUDY OF ITERATIVE SWITCHING NETWORKS) STANFORD ELECTRONICS LABORATORY TECHNICAL REPORT NO. 098-2 (JANUARY 1962)
- HAWKINS, J.K., C.J. MUNSEY (A TWO-DIMENSIONAL ITERATIVE NETWORK COMPUTING TECHNIQUE AND MECHANIZATIONS) PROC 1962 WORK ON COM ORG P93-125 (1963)
- HENNIE, F.C. (ANALYSIS OF ONE-DIMENSIONAL ITERATIVE LOGICAL CIRCUITS) SM THESIS, MIT ELECTRICAL ENGINEERING DEPARTMENT (1958)

ITERATIVE

- HENNIE, F.C. (ANALYSIS OF BILATERAL ITERATIVE NETWORKS) IRE TRANS ON CIRCUIT THEORY, VOL CT-6, NO. 1, P35-45 (MARCH 1959)
- HENNIE, F.C. (TWO-DIMENSIONAL ITERATIVE NETWORKS AND THEIR DECISION PROBLEMS) GEN ELEC RES LAB REPT, SCHENECTADY, NEW YORK (1960)
- HENNIE, F.C. (ITERATIVE ARRAYS OF LOGICAL CIRCUITS) MIT PRESS AND JOHN WILEY AND SONS INC. (NEW YORK 1961)
- HOLLAND, J.H. (ITERATIVE CIRCUIT COMPUTERS) PROCEEDINGS OF THE WEST JOINT COMPUTER CONFERENCE, P259-265 (1960)
- KABRISKY, M. (A SPATIALLY ITERATED MEMORY ORGAN PATTERNED AFTER THE CEREBRAL CORTEX) ACM CONF, PAPER 2C3, SEPT 1961. (ABSTRACT IN ACM 4.000)
- KILMER, W.L. (TRANSIENT BEHAVIOR IN ITERATIVE COMBINATORIAL SWITCHING NETWORKS) PROC. 2ND ANN SYM SW CIR TH AND LOG DES, AIEE PUB S134 (SEPT 61)
- KILMER, W.L. (ITERATIVE SWITCHING NETWORKS COMPOSED OF COMBINATORIAL CELLS) IRE TRANS EC-11, N2, P123-131 (APRIL 1962)
- KILMER, W.L. (ON CYCLING BEHAVIOR IN 1-DIMENSIONAL BILATERAL ITERATIVE NETWORKS) SCI REPT 3, AFCRL CONTR AF19(604)-6619, ERL, MSU, BOZ. MT. (AUG 62)
- KILMER, W.L. (ON DYNAMIC SWITCHING IN ONE-DIMENSIONAL ITERATIVE LOGIC NETWORKS) INFORMATION AND CONTROL, V 6, P399-415 (1963)
- KILMER, W.L. (TOPICS IN THE THEORY OF ONE-DIMENSIONAL ITERATIVE NETWORKS INFORMATION AND CONTROL, V 7, P180-199 (1964)
- MC CLUSKEY, E.J., JR. (ITERATIVE COMBINATORIAL SWITCHING CIRCUITS-- GENERAL DESIGN CONSIDERATIONS) IEEE T-7, N4, P285-291 (DECEMBER 1958)

MC CLUSKEY, E.J., JR. (A COMPARISON OF SEQUENTIAL AND ITERATIVE CIRCUITS)
AIEETCE, N46, P1039-1044 (JANUARY 1960)

ITERATIVE

- MC CLUSKEY, E.J., JR. (REDUCTION OF FEEDBACK LOOPS IN SEQUENTIAL CIRCUITS
AND CARRY LEADS IN ITERATIVE NETWORKS) INF CONT, V6, P99-118 (JUNE 1963)
- POAGE, J.F. (MEMORY AND CYCLING IN BILATERAL ITERATIVE NETWORKS) TECH REP
NO. 7, PRINCETON UNIV DIGITAL SYSTEMS LAB, (MAY 1961)
- SHORT, R.A. (TWO-RAIL CELLULAR CASCADES) PROC 1965 FALL JOINT COMPUTER
CONFERENCE, AFIPS VOL 27, PART 1, P355-369 (1965)
- URBANO, R.H. (ON THE CONVERGENCE AND ULTIMATE RELIABILITY OF ITERATED
NEURAL NETS) IEEE T-13, P204-225 (JUNE 1964)
- URBANO, R.H. (MATRIX CRITERION FOR ARBITRARY RELIABILITY IN ITERATED
NEURAL NETS) IEEE T-14, (SHORT NOTES) P627-629 (AUGUST 1965)
- KING III, W.F. (ANALYSIS OF ITERATIVE NOR AUTONOMOUS SEQUENTIAL MACHINES
AFCRL-66-829, RPT FROM IEEE T-15, N4, P569-577 (AUG. 1966)
- BJORNER, D. (A TWO DIMENSIONAL, MULTIPLE DATA, FLOW MODE, ITERATIVE
MULTIPLIER) UNPUBLISHED MANUSCRIPT (AUGUST 1966)
- MC CLUSKEY, E.J. JR. (ASSIGNMENT OF CARRY VARIABLES IN ITERATIVE
NETWORKS) AIEE TRANS, COMM AND ELECTR, N52, PP772-778 (JANUARY 1961)
- KILMER, W.L. (TRANSIENT BEHAVIOR IN ITERATIVE COMBINATIONAL SWITCHING
NETWORKS) PROC OF 2ND ANN SYM ON SW CIR THEO AND LOG DES, AIEES134, 1961
- CANADAY, R.H. (TWO-DIMENSIONAL ITERATIVE LOGIC) PROC 1965 FJCC, AFIPS VOL
27, PART 1, P343-353 (1965)

KARNAUGH MAPS

MINNICK, R.C. (KARNAUGH MAPS FOR THE IRREDUNDANT FOUR-VARIABLE MAITRA
FUNCTIONS.) AN SRI NOTE. (MAY 18, 1965)

LARGE-SCALE INTEGR.

- ELECTRONIC ENGINEER (NEW TECHNIQUE RAPS LSI COST) EE UP TO DATE,
P26 (MAY 1967)
- MINNICK, R.C., WARD, R.L. (SOME CONSIDERATIONS OF LSI AND CELLULAR LOGIC
FOR FUTURE DIGITAL SYSTEMS) UNPUBLISHED MANUSCRIPT (1967)
- KILBY, J.S. (LSI-DEVICE FABRICATION) KEYNOTE PANEL DISCUSSION, INTRODUCOR
PAPER, ISSCC 1966, SESS. III KEYNOTE, P30, 31.
- VADASZ, L., NEVALA, R. ET. AL. (A SYSTEMATIC ENGINEERING APPROACH TO COMPLEX
ARRAYS) ISSCC, FEB. 1966, SESSION XI, PP120-121.
- LOGUE, J.C. (LARGE SCALE INTEGRATION-SYSTEM UTILIZATION) ISSCC, FEB. 1966,
SESSION III, KEYNOTE PANEL DISCUSSION, DIGEST OF TECHNICAL PAPERS, P. 31.
- THE ELECTRONIC ENGINEER (LSI+CAD=ISSCC 1967) STAFF REPORT ON LARGE
SCALE INTEGRATION AND COMPUTER AIDED DESIGN, APRIL 1967.

SCRUPSKI, S. (LSI IN PRACTICE) THE ELECTRONIC ENGINEER,
P-23, OCTOBER 1966.

FLYNN, M. J. (COMPLEX INTEGRATED CIRCUIT ARRAYS, THE PROMISE AND THE
PROBLEMS.) ELECTRONICS, PP111-116 (JULY 11, 1966)

FUBINI, E. G., SMITH, M. G. (LIMITATIONS IN SOLID-STATE TECHNOLOGY) IEEE
SPECTRUM, PP55-59 (MAY 1967)

COMPUTER DESIGN (SMALL-SCALE, LARGE-SCALE INTEGRATION) COMPUTER DESIGN,
P-52 (JUNE 1967)

RICE, R. (LSI PROBLEMS AND PAYOFF IN PERIPHERAL EQUIPMENT FOR
TIMESHARING) COMPUTER GROUP NEWS, VOL. 1, N6, P15 (MAY 1967)

SPANDORFER, L. M. (LOGIC PARTITIONING IN L.S.I.) COMPUTER GROUP NEWS,
VOL. 1, N6, P16 (MAY 1967)

LARGE-SCALE INTEGR.

WARNER, R. M. JR. (COMPARING MOS AND BIPOLAR INTEGRATED CIRCUITS)
IEEE SPECTRUM, PP50-58 (JUNE 1967)

HENLE, R. A., HILL, L. O. (INTEGRATED COMPUTER CIRCUITS--PAST, PRESENT AND
FUTURE.) IEEE PROC., VOL 54, N12, PP1849-1860. (DEC. 1966)

LATHROP, J. W. (AN APPROACH TO LARGE SCALE INTEGRATION.) PREPARED FOR
AEROSPACE COMPUTER GROUP OF THE IEEE. (NOV. 23, 1966)

JOSEPH, E. C. (IMPACT OF LARGE SCALE INTEGRATION ON AERO-SPACE COMPUTERS)
UNIVAC, UNPUBLISHED MANUSCRIPT.

LATHROP, J. W. (DISCRETIONARY WIRING APPROACH TO LARGE SCALE INTEGRATION)
TECHNICAL PAPER, WESCON 1966.

FREITAG, H. (DESIGN AUTOMATION FOR LARGE SCALE INTEGRATION)
TECHNICAL PAPER, WESCON 1966.

SMITH, M. G. (SYSTEMS CONSIDERATIONS FOR LARGE SCALE INTEGRATION)
TECHNICAL PAPER, WESCON 1966.

MARTIN, J. W. (WHAT IS PRACTICAL WITH COMPLEX INTEGRATED CIRCUITS)
THE ELECTRONICS ENGINEER, EE MICROWORLD. (OCT. 1966)

THE ELECTRONIC ENGINEER (INTEGRATED CIRCUIT COURSE) 10 PARTS.
THE ELECTRONIC ENGINEER (AUGUST AND OCTOBER 1966)

LEVY, S. Y., LINHARDT, R. J., MILLER, H. S., SIDNAM, R. D. (SYSTEM UTILIZATION
OF LARGE SCALE INTEGRATION)

RICE, R. (INTEGRATEDS, THE PREDICTABLE EFFECTS ON ENGINEERING) PROC OF TH
NAT SYMP ON THE IMPACT OF BATCH FAB ON FUT COMP, PP-237-253 (1965)

PETRITZ, R. L. (TECHNOLOGICAL FOUNDATIONS AND FUTURE DIRECTIONS OF
LARGE-SCALE INTEGRATED ELECTRONICS) AFIPS CONF PROC, VOL 29, PP65-87 (1966)

LARGE-SCALE INTEGR.

WORKSHOP (THE DEVELOPEMENT OF NEW COMPUTER ORGANIZATIONS) SPONSORED BY

ROME AIR DEV CENT, HUGHES AIRCRAFT CO AND WCTC OF IEEE. (JUNE 27-29, 1967)
FARINA, D.E., TROTTER, D. (MOS INTEGRATED CIRCUITS SAVE SPACE AND MONEY)
ELECTRONICS, PP 84-95. (OCTOBER 4, 1965)

NOYCE, R.N. (A LOOK AT FUTURE COSTS OF LARGE INTEGRATED ARRAYS)
AFIPS CONFERENCE PROCEEDINGS, VOL 29, FJCC, PP 111-114. (1966)

HOBBS, L.C. (EFFECTS OF LARGE ARRAYS ON MACHINE ORGANIZATION AND
HARDWARE, SOFTWARE TRADEOFFS) AFIPS CONF PROC, VOL 29. (1966)

ELSPAS, B. (AN APPROACH TOWARD THE DEVELOPMENT OF PRACTICAL UNIVERSAL
LOGIC MODULES)

EIMBINDER, J. (THE EXPANDING MARKET)
ELECTRONICS (OCT 4, 1965)

WEBER, S. (LSI, THE TECHNOLOGIES CONVERGE.) PP124-129,
SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)

LEARNING MACHINES

HAWKINS, J.K. (SELF-ORGANIZING SYSTEM--A REVIEW AND COMMENTARY.)
IRE PROC., VOL 49, PP31-48 (JAN. 1961)

LOCI

GLUCKSMAN, H.A. (PATTERN CLASSIFICATION BY CHARACTERISTIC LOCI) AIR FORCE
CAMBRIDGE RESEARCH LABORATORY REPORT 63-11 (JANUARY 1963)

LOGIC

BROOKING, M.E., W.F. KING III, A. GIUSTI (SURVEY OF IN-HOUSE WORK ON
CELLULAR LOGIC) UNPUBLISHED MEMORANDUM (1965)

CANADAY, R.H. (TWO-DIMENSIONAL ITERATIVE LOGIC) MIT ELECTRONIC SYSTEMS
LABORATORY, REPT ESL-R-710, CONTR AF-33(657)-11311, AF TASK4421 (SEPT 1964)

CHU, Y. (MATRIX LOGIC MICROELECTRONIC COMPUTER) RESEARCH DIVISION, MELPAR
INC. (JUNE 1962)

CRANE, B.A., J.A. GITHENS (BULK PROCESSING IN DISTRIBUTED-LOGIC MEMORY)
IEEE TEC-14, N2, P186-196 (APRIL 1965)

DITRICK, N.H., M.M. MITCHELL, N.E. SEKELY (INTEGRATED DIRECT-COUPLED UNIPOLAR
TRANS LOG ELMNT) FIN REPT, CONTR AF19(628)-428, AFCRL REPT 63-525 (OC63)

HERZOG, G., (ACTIVE LOGIC ELEMENTS USING NON-GALVANIC MODIFYING INPUTS)
SCIEN. REPT NO.1, CONTR AF19(628)-1629 AFCRL REPT 63-567 (OCT 1963)

KILMER, W.L. (ON DYNAMIC SWITCHING IN ONE-DIMENSIONAL ITERATIVE LOGIC
NETWORKS) INFORMATION AND CONTROL, V 6, P399-415 (1963)

KING, W.F., A. GIUSTI (CAN LOGIC ARRAYS BE KEPT FLEXIBLE) ELECTRONIC
DESIGN, P57-61, MAY 24, 1965

LEE, C.Y. (INTERCOMMUNICATING CELLS, BASIS FOR A DISTRIBUTED LOGIC
COMPUTER) PFJCC, P130-136 (SPARTAN BOOKS, WASH. D. C. 1962)

LEE, C.Y., M.C. PAULL (A CONTENT-ADDRESSABLE DISTRIBUTED LOGIC MEMORY WITH

APPLICATIONS TO INFORMATION RETRIEVAL)PROC IRE,V51,N6,P924-932(JU 63)

LENDARIS,G.G.,G.L.STANLEY(ON THE STRUCTURE-DEPENDENT PROPERTIES OF
ADAPTIVE LOG NET)GM DEF RES LABS, STA BRBRA, CALIF,TR63-219 (JULY 63)

LOGIC

LOW,P.R.,J.A.O CONNELL,E.J.SKIKO(AN EL-PC DEVICE TO IMPLEMENT FLOW-
TABLE LOG FOR VAR PAT RECOG)DIGEST SOLID ST CIR CONF,P34-35(1961)

LOW,P.R.,G.A.MALEY(FLOW-TABLE LOGIC) PROC IRE, VOL 49, NO. 1, P221-228
(JANUARY 1961)

MINNICK,R.C.,R.A.SHORT(CELLULAR LINEAR-INPUT LOGIC)FIN RPT,SRI PROJ.
4111,AFCL AF19(628)-498,AFCL 64-6,DDC AD433 802 (FEB. 1964)

MINNICK,R.C.(CUTPOINT CELLULAR LOGIC) IEEE TEC-13, NO 6, P 685-698
(DECEMBER 1964)

MINNICK,R.C.(APPLICATION OF CELLULAR LOGIC TO THE DESIGN OF MONOLITHIC
DIGITAL SYSTEMS)PROC SYM MICROELEC AND LARGE SYST,(SPARTAN,WASH,1965)

MINNICK,R.C.ET AL(CELLULAR LOGIC)FINAL REPORT, SRI PROJECT 5087,
PREPARED FOR AFCL ON CONTRACT AF 19(628)-4233

SPANDORFER,L.M.,J.V.MURPHY(SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF
INTEGRATED CIRCUITS)SCI RPT NO.1 UNIVAC 4645, CONTR AF19(628)2907(063)

SPANDORFER,L.M.,J.V.MURPHY(SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF
INTEGRATED CIRCUITS)SCI RPT NO.2 UNIVAC 4645, CONTR AF19(628)2907(064)

SPANDORFER,L.M.,A.B.TONIK(PLANAR INTERCONNECT LOGIC)PROC OF SYMP ON
MICROELECTR AND LARGE SYS,(SPARTAN BOOKS ,WASH,D.C. 1965)

STEWART,R.M.(NOTES ON THE STRUCTURE OF LOGIC NETS)PROC IRE (CORRES-
PONDENCE) VOL 49, N8, P1322-1323 (AUGUST 1961)

STEWART,R.M.(THEORY OF STRUCTURALLY HOMOGENEOUS LOGIC NETS)BIOLOGICAL
PROTOTYPES AND SCIENTIFIC SYSTEMS, V1, P370-380 (1962)

UBER,E.F.,R.J.DOMENICO(A UNIVERSAL LOGIC FUNCTION WAFER)LOCKHEED
MICROSYSTEMS ELECTRONICS REPORT 6-90-64-8 (1964)

LOGIC

ZSCHIRNT,H.H.(MISCELLANEOUS NOTES ON CELLULAR LOGIC STRUCTURES AND
THEIR SYNTHESIS IN EIGHT-NEIGHBOR NETS) UNPUBLISHED MEMORANDUM (1966)

MINNICK,R.C.,SHORT,R.A.,ET.AL. (CELLULAR ARRAYS FOR LOGIC AND STORAGE)
FIN RPT,SRI PROJ4122,AFCL AF19(628)-4233,AFCL66-613(APRIL 1966)

KING III,W.F.(THE SYNTHESIS OF MULTIPURPOSE LOGIC DEVICES)RPT FRM
IEEE CONF REC OF 1966 7TH ANN SYMP ON SW AND AUT THEO(P227-235)

SPANDORFER,L.M.,MURPHY,J.V.,ET AL(SINGLE-LAYER LOGIC)PROC OF NATL SYMP
ON THE IMACT OF BATCH FAB ON FUTURE COMPTRS,PP226-236,1965.

LOGICAL

HENNIE,F.C.(ANALYSIS OF ONE-DIMENSIONAL ITERATIVE LOGICAL CIRCUITS) SM

THESIS, MIT ELECTRICAL ENGINEERING DEPARTMENT (1958)

HENNIE, F.C. (ITERATIVE ARRAYS OF LOGICAL CIRCUITS) MIT PRESS AND JOHN WILEY AND SONS INC. (NEW YORK 1961)

MIYATA, F. (REALIZATION OF ARBITRARY LOGICAL FUNCTIONS USING MAJORITY ELEMENTS) IEEEETEC-12, N 3, P183-191 (JUNE 1963)

DUNHAM, B., MIDDLETON, ET AL. (THE MULTIPURPOSE BIAS DEVICE, PART 2, THE EFFICIENCY OF LOGICAL ELEMENTS) I.B.M. JOURNAL, JANUARY 1959.

LOGICAL DESIGN

LAWLER, E.L., SALTON, G.A. (THE USE OF PARENTHESIS-FREE NOTATION FOR THE AUTOMATIC DESIGN OF SWITCHING CIRCUITS) IRE TEC, PP342-352 (SEPT 1960)

MARTIN, J.W. (WHAT IS PRACTICAL WITH COMPLEX INTEGRATED CIRCUITS) THE ELECTRONICS ENGINEER, EE MICROWORLD. (OCT. 1966)

MEO, A.R. (THE DETERMINATION OF THE MINIMAL TANT NETWORKS) PROC OF THE 2ND ANN ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY. (SEPT. 1964)

ELSPAS, B. (AN APPROACH TOWARD THE DEVELOPMENT OF PRACTICAL UNIVERSAL LOGIC MODULES)

LOOPS

MC CLUSKEY, E.J., JR. (REDUCTION OF FEEDBACK LOOPS IN SEQUENTIAL CIRCUITS AND CARRY LEADS IN ITERATIVE NETWORKS) INF CONT, V6, P99-118 (JUNE 1963)

LOW-POWER DEVICES

GEARTNER, W.W. (NANOWATT DEVICES) PROCEEDINGS OF THE IEEE, PP 592-604 (JUNE 1965)

MAGNETIC

MINNICK, R.C. (MAGNETIC COMPARATORS AND CODE CONVERTERS) SWITCHING THEORY IN SPACE TECH, ED BY AIKEN AND MAIN, P193-204 (STANFORD UNIV PRESS 1963)

MAINTAINABILITY

WARD, R.L., HOLTEY, T.O. (THE MAINTAINABILITY FACTOR IN SYSTEM DESIGN) IEEE COMPUTER GROUP NEWS, VOL 1, N 5. (MARCH 1967)

MAITRA FUNCTIONS

MINNICK, R.C. (KARNAUGH MAPS FOR THE IRREDUNDANT FOUR-VARIABLE MAITRA FUNCTIONS.) AN SRI NOTE. (MAY 18, 1965)

MAJORITY FUNCTIONS

AMAREL, S., G. COOKE, R.O. WINDER (MAJORITY GATE NETWORKS) IEEEETEC-13, N1, P4-13 (FEBRUARY 1964)

MIYATA, F. (REALIZATION OF ARBITRARY LOGICAL FUNCTIONS USING MAJORITY ELEMENTS) IEEEETEC-12, N 3, P183-191 (JUNE 1963)

MINNICK, R.C., R.A. SHORT (CELLULAR LINEAR-INPUT LOGIC) FIN RPT, SRI PROJ. 4111, AFCRL AF19(628)-498, AFCRL 64-6, DDC AD433 802 (FEB. 1964)

MATRIX

CHU, Y. (MATRIX LOGIC MICROELECTRONIC COMPUTER) RESEARCH DIVISION, MELPAR INC. (JUNE 1962)

URBANO, R. H. (MATRIX CRITERION FOR ARBITRARY RELIABILITY IN ITERATED NEURAL NETS) IEEE T-14, (SHORT NOTES) P627-629 (AUGUST 1965)

MECHANIZATIONS

HAWKINS, J. K., C. J. MUNSEY (A TWO-DIMENSIONAL ITERATIVE NETWORK COMPUTING TECHNIQUE AND MECHANIZATIONS) PROC 1962 WORK ON COM ORG P93-125 (1963)

HAWKINS, J. K., C. J. MUNSEY (A PARALLEL COMPUTER ORGANIZATION AND MECHANIZATIONS) IEEE T-12, PP251-262 (JUNE 1963)

MICROCELLULAR

MINNICK, R. C. (A SURVEY OF MICROCELLULAR RESEARCH) JOUR OF ACM, VOL 14, N2, PP203-241 (APRIL 1967)

MINNICK, R. C. (SURVEY OF MICROCELLULAR RESEARCH) AFCRL 66-475, AF19(628)-5828, SRI PROJ4641 (JUL. 1966) SIMILAR TO ART PUB IN JOUR OF ACM, APR 67

MICROELECTRONIC

CHU, Y. (MATRIX LOGIC MICROELECTRONIC COMPUTER) RESEARCH DIVISION, MELPAR INC. (JUNE 1962)

PRANGISHVILI, I. V., ET AL. (MICROELECTRONICS AND MONOLITHIC CIRCUITS FOR CONSTRUCTION OF LOGICAL AND COMPUTING EQUIPMENT.) MOSKVA (1967)

PRANGISHVILI, I. V. ET AL. (HOMOGENEOUS MICROELECTRONIC STRUCTURES AND NEW PRINCIPLES FOR THE MANUFACTURE OF LOGIC AND SEQUENTIAL ARRANGEMENTS)

LOWELL, A. C. ET AL. (A NEW DIMENSION IN MICROELECTRONIC SYSTEMS) TECHNICAL PAPER, WESCON 1966.

MICROMATRICES

VADASZ, L. (THE MICROMATRIX APPROACH TO MOS COMPLEX ARRAYS) TECHNICAL PAPER, WESCON 1966.

MINIMIZATION

SCARLOTT, C. A. (PLANNING FOR THE NEXT STAGE OF ELECTRONIC MINIMIZATION) STANFORD RESEARCH INSTITUTE JOURNAL, NO 1, P14-15 (1964)

MODEL

LEE, C. Y. (SYNTHESIS OF A CELLULAR COMPUTER USING THE 29-STATE MODEL OF VON NEUMANN) BELL LABS MEMO MM63-344-5 (DECEMBER 1963)

MODIFYING

HERZOG, G., (ACTIVE LOGIC ELEMENTS USING NON-GALVANIC MODIFYING INPUTS) SCIEN. REPT NO. 1, CONTR AF17(628)-1629 AFCRL REPT 63-567 (OCT 1963)

HERZOG, G., K. C. HU, M. H. LEWIN (ACTIVE LOGIC ELEMENTS USING NON-GALVANIC

MODIFYING INPUTS) FIN REP, CON. AF19(628)-1929, AFCRL REP64-896 (OCT 1964)

MODULAR

MEO, A.R. (MODULAR TREE STRUCTURES)
A TRANSLATION FROM ITALIAN (MARCH 1967)

MONOLITHIC

MINNICK, R.C. (APPLICATION OF CELLULAR LOGIC TO THE DESIGN OF MONOLITHIC DIGITAL SYSTEMS) PROC SYM MICROELEC AND LARGE SYST, (SPARTAN, WASH, 1965)

PRANGISHVILI, I.V., ET AL. (MICROELECTRONICS AND MONOLITHIC CIRCUITS FOR CONSTRUCTION OF LOGICAL AND COMPUTING EQUIPMENT.) MOSKVA (1967)

MULTIFUNCTIONAL

CURTIS, H.A. (MULTIFUNCTIONAL CIRCUITS IN FUNCTIONAL CANONICAL FORM) JOURNAL ASSOC. COMP. MACH., VOL 6, N 4 (OCT. 1959)

MULTILAYER

GONZALEZ, R. (A MULTILAYER ITERATIVE CIRCUIT COMPUTER) TECHNICAL NOTE, CONTRACT AF 33(657)-7391 (AUGUST 1962)

GONZALEZ, R. (A MULTILAYER ITERATIVE CIRCUIT COMPUTER) IEEE TEC-12, N6 P781-790 (DECEMBER 1963)

GONZALEZ, R. (A MULTILAYER ITERATIVE CIRCUIT COMPUTER) ACM CONFERENCE PAPER 4C.3 (AUGUST 1963) (ABSTRACT)

MULTIPLIER

BJORNER, D. (A TWO DIMENSIONAL, MULTIPLE DATA, FLOW MODE, ITERATIVE MULTIPLIER) UNPUBLISHED MANUSCRIPT (AUGUST 1966)

ATRUBIN, A.J. (ONE-DIMENSIONAL REAL-TIME ITERATIVE MULTIPLIER) IEEE TEC, VOL EC-14, N 3, PP394-399 (JUNE 1965)

MULTIPURPOSE

KING III, W.F. (THE SYNTHESIS OF MULTIPURPOSE LOGIC DEVICES) RPT FRM IEEE CONF REC OF 1966 7TH ANN SYMP ON SW AND AUT THEO (P227-235)

MYHILL ARRAYS

MINNICK, R.C. (A TABLE OF 640 ONE AND TWO-CELL MYHILL ARRAYS) A MEMO (NOV 30, 1962)

NETS

STEWART, R.M. (NOTES ON THE STRUCTURE OF LOGIC NETS) PROC IRE (CORRESPONDENCE) VOL 49, N8, P1322-1323 (AUGUST 1961)

STEWART, R.M. (THEORY OF STRUCTURALLY HOMOGENEOUS LOGIC NETS) BIOLOGICAL PROTOTYPES AND SCIENTIFIC SYSTEMS, V1, P370-380 (1962)

STEWART, R.M. (ADAPTABLE CELLULAR NETS) PROGRESS IN BIocyBERNETICS VOL 1, P96-105 (1964)

URBANO, R.H. (ON THE CONVERGENCE AND ULTIMATE RELIABILITY OF ITERATED

NEURAL NETS) IEEETEC-13, P204-225 (JUNE 1964)

URBANO, R.H. (MATRIX CRITERION FOR ARBITRARY RELIABILITY IN ITERATED NEURAL NETS) IEEETEC-14, (SHORT NOTES) P627-629 (AUGUST 1965)

URBANO, R.H. (SOME NEW RESULTS ON THE CONVERGENCE, OSCILLATION, AND RELIABILITY OF POLYFUNCTIONAL NETS) IEEETEC-14, P769-781 (DECEMBER 1965)

ZSCHIRNT, H.H. (MISCELLANEOUS NOTES ON CELLULAR LOGIC STRUCTURES AND THEIR SYNTHESIS IN EIGHT-NEIGHBOR NETS) UNPUBLISHED MEMORANDUM (1966)

NEURAL

URBANO, R.H. (ON THE CONVERGENCE AND ULTIMATE RELIABILITY OF ITERATED NEURAL NETS) IEEETEC-13, P204-225 (JUNE 1964)

URBANO, R.H. (MATRIX CRITERION FOR ARBITRARY RELIABILITY IN ITERATED NEURAL NETS) IEEETEC-14, (SHORT NOTES) P627-629 (AUGUST 1965)

NON-BLOCKING NTWKS

BENES, V.E. (ON REARRANGEABLE THREE-STAGE CONNECTING NETWORKS) BELL SYSTEM TECHNICAL JOURNAL, VOL. 41, N5, PP 1481-1492 (SEPT. 1962)

CLOS, C. (A STUDY OF NON-BLOCKING SWITCHING NETWORKS) BELL SYSTEM TECHNICAL JOURNAL, N32, PP406-424 (MARCH 1953)

NON-GALVANIC

HERZOG, G., (ACTIVE LOGIC ELEMENTS USING NON-GALVANIC MODIFYING INPUTS) SCIEN. REPT NO. 1, CONTR AF19(628)-1629 AFCRL REPT 63-567 (OCT 1963)

HERZOG, G., K.C. HU, M.H. LEWIN (ACTIVE LOGIC ELEMENTS USING NON-GALVANIC MODIFYING INPUTS) FIN REP, CON. AF19(628)-1920, AFCRL REP 64-896 (OCT 1964)

NON-REDUNDANT

WALLMARK, J.T., MARCUS, S.M. (MINIMUM SIZE AND MAXIMUM PACKING DENSITY OF NONREDUNDANT SEMICONDUCTOR DEVICES.) IRE PROC., PP286-298. (MARCH 1962)

NOR

DUNNING, M., B. KOLMAN, L. STEINBERG (RELIABILITY AND FAULT-MASKING IN N-VAR NOR TREES) SCI REPT 1, CONTR AF19(628)-4051, PROJ 4641, AFCRL 65-295 (AP 65)

KING III, W.F. (ANALYSIS OF ITERATIVE NOR AUTONOMOUS SEQUENTIAL MACHINES) AFCRL-66-829, RPRT FROM IEEETEC VOL EC-15, N4, P569-577 (AUG. 1966)

ONE-DIMENSIONAL

FISCHER, P.C. (GENERATION OF PRIMES BY A ONE-DIMENSIONAL REAL-TIME ITERATIVE ARRAY) JACM, VOL 12, N3, P388-394 (JULY 1965)

HENNIE, F.C. (ANALYSIS OF ONE-DIMENSIONAL ITERATIVE LOGICAL CIRCUITS) SM THESIS, MIT ELECTRICAL ENGINEERING DEPARTMENT (1958)

KILMER, W.L. (ON CYCLING BEHAVIOR IN 1-DIMENSIONAL BILATERAL ITERATIVE NETWORKS) SCI REPT 3, AFCRL CONTR AF19(604)-6619, ERL, MSU, BOZ. MT. (AUG 62)

KILMER, W.L. (ON DYNAMIC SWITCHING IN ONE-DIMENSIONAL ITERATIVE LOGIC

NETWORKS) INFORMATION AND CONTROL, V 6, P399-415 (1963)

KILMER, W.L. (TOPICS IN THE THEORY OF ONE-DIMENSIONAL ITERATIVE NETWORKS INFORMATION AND CONTROL, V 7, P180-199 (1964)

ORDERING

LEVIEN, R.E. (DETERMINING THE BEST ORDERING OF VARIABLES IN CASCADE SW CIRCUITS) PROC OF 4TH AIEE SYM ON CT AND LD, PUB S156, P83-104 (1963)

ORGANIZATION

HAWKINS, J.K., C.J. MUNSEY (A PARALLEL COMPUTER ORGANIZATION AND MECHANIZATIONS) IEEE TEC, VOL. EC-12, PP251-262 (JUNE 1963)

ROSIN, R.F. (AN ORGANIZATION OF AN ASSOCIATIVE CRYOGENIC COMPUTER) SPRING JCC, AFIPS, VOL 21, P203-212 (MAY 1962)

SIMMONS, G.J., L.W. ROOK (A DESCRIPTION OF THE COMPUTER ORGANIZATION IMPOSED BY LARGE ITERATIVE SYSTEMS) PMSIBFFC, IEEE PUB 16C1, P191-196 (AP 65)

LEVY, S. ET AL. (A COMPUTER ORGANIZATION SUITABLE FOR BATCH FABRICATION) RECEIVED JULY 19, 1967.

OSCILLATION

URBANO, R.H. (SOME NEW RESULTS ON THE CONVERGENCE, OSCILLATION, AND RELIABILITY OF POLYFUNCTIONAL NEIS) IEEE TEC-14, P769-781 (DECEMBER 1965)

PARALLEL

BALL, J.R., R.C. BOLLINGER, T.A. JEEVES, R.C. MC REYNOLDS, D.H. SHAFFER (ON THE USE OF THE SOLOMON PARALLEL PROCESSING COMPUTER) PFJCC, P137-146 (1962)

COMFORT, W.T. (HIGHLY PARALLEL MACHINES) IBM REPORT NO. 62-825-496 (OCTOBER 1962)

CRANE, B.A. (ECONOMICS OF THE DLM, A BATCH-FABRICATION COMPUTER) PROC NAT SYM ON IMPACT OF BATCH FAB ON FUTURE COMP, IEEE PUB 16C1, P144-9 (AP 65)

HAWKINS, J.K., C.J. MUNSEY (A PARALLEL COMPUTER ORGANIZATION AND MECHANIZATIONS) IEEE TEC, VOL. EC-12, PP251-262 (JUNE 1963)

SQUIRE, J.S. (PROGRAMMING AND DESIGN CONSIDERATIONS OF A HIGHLY PARALLEL COMPUTER) SJCC, AFIPS, V23, P395-400 (SPARTAN 1963)

MINNICK, R.C. (AN IMPROVED CUTPOINT PARALLEL ADDER.) AN SRI NOTE (MAY 24, 1965)

COMFORT, W.T. (HIGHLY PARALLEL MACHINES) WORKSHOP ON COMPUTER ORGANIZATION P126-155 (SPARTAN BOOKS, WASHINGTON, D.C. 1963)

PARAPROPAGATION

GLUCKSMAN, H.A. (A PARAPROPAGATION PATTERN CLASSIFIER) AIR FORCE CAMBRIDGE RESEARCH LABORATORY 62-109 (MARCH 1962)

GLUCKSMAN, H.A. (A PARAPROPAGATION PATTERN CLASSIFIER) (MAY 1964)

PARTITIONING

SPANDORFER, L.M. (LOGIC PARTITIONING IN L.S.I.) COMPUTER GROUP NEWS,
VOL.1, N6, P16 (MAY 1967)

PATTERN RECOGNITION

HAWKINS, J.K. (PHOTOGRAPHIC TECHNIQUES FOR EXTRACTING IMAGE SHAPES)
PHOTOGRAPHIC SCIENCE AND ENGINEERING, VOL8, N6 (NOV-DEC 1964)

HAWKINS, J.K., MUNSEY, C.J. (FOLIOLOGISOGRAPHIC NONLINEAR OPTICAL IMAGE
PROCESSING FOR PATTERN RECOGNITION.) JOUR OF OPT. SOC. OF AM. (AUG. 1964)

HAWKINS, J.K., MUNSEY, C.J. (AUTOMATIC PHOTO READING.) PHOTOGRAMMETRIC
ENGINEERING PP632-640 (JULY 1963)

HAWKINS, J.K., ET AL. (IMAGE COMPUTER SYSTEMS ANALYSIS AND TIMING.) PHILCO
RESEARCH LAB PUB U-2270 (SEPT. 16, 1963)

UNGER, S.H. (PATTERN DETECTION AND RECOGNITION) PROC IRE, VOL 47, NO 10,
P1737-1752 (OCTOBER 1959)

UNGER, S.H. (PATTERN RECOGNITION USING TWO-DIMENSIONAL, BILATERAL, ITERATI
VE, COMBINATIONAL SWITCHING CIRCUITS) PSMTA, MRI SYM, VOL XII, P577-91 (1963)

YAU, S.S., YANG, C.C. (PATTERN RECOGNITION BY USING AN ASSOCIATIVE
MEMORY)

GLUCKSMAN, H.A. (A PARAPROPAGATION PATTERN CLASSIFIER) AIR FORCE
CAMBRIDGE RESEARCH LABORATORY 62-109 (MARCH 1962)

GLUCKSMAN, H.A. (PATTERN CLASSIFICATION BY CHARACTERISTIC LOCUS) AIR FORCE
CAMBRIDGE RESEARCH LABORATORY REPORT 63-11 (JANUARY 1963)

LOW, P.R., J.A.O CONNELL, E.J. SKIKO (AN EL-PC DEVICE TO IMPLEMENT FLOW-
TABLE LOG FOR VAR PAT RECOG) DIGEST SOLID ST CIR CONF, P34-35 (1961)

MC CORMICK, B.H. (THE ILLINOIS PATTERN RECOGNITION COMPUTER ILLIAC III)
IEEE TEC-12, N6, P791-813 (DECEMBER 1963)

PERIPHERAL-ACCESS

STEWART, R.M. (DESIGN FOR A STRUCTURALLY-HOMOGENEOUS PERIPHERAL-ACCESS
FUNCTIONALLY-UNIVERSAL ELECTROCHEMICAL MACHINE) RES MEMO 25, SP GEN (JU65)

PLANAR

ATRUBIN, A.J. (A STUDY OF SEVERAL PLANAR ITERATIVE SWITCHING CIRCUITS)
SM THESIS, MIT ELECTRICAL ENGINEERING DEPARTMENT (1958)

SPANDORFER, L.M., A.B. TONIK (PLANAR INTERCONNECT LOGIC) PROC OF SYMP ON
MICROELECTR AND LARGE SYS, (SPARTAN BOOKS, WASH, D.C. 1965)

EVEN, S., MEYER, A.R. (TEST FOR PLANARITY OF A CIRCUIT GIVEN BY
AN EXPRESSION) REVISION (MARCH 1966)

CRANE, H.D. (PLANAR CROSSINGS AND CELLULAR ARRAYS)
SRI MEMO. (JANUARY 17, 1963)

POLISH NOTATION

LAWLER, E.L., SALTON, G.A. (THE USE OF PARENTHESIS-FREE NOTATION FOR THE

AUTOMATIC DESIGN OF SWITCHING CIRCUITS) IRE TEC, PP342-352 (SEPT 1960)

BERGES, G.A. (COMMENTS ON PRESENT KNOWLEDGE OF POLISH NOTATION STRUCTURE
MSU MEMO (MAY 9, 1967)

BERGES, G.A. (THOUGHTS ON POLISH NOTATION)
MSU MEMO (JUNE 14, 1967)

POLYFUNCTIONAL NETS

BOUDREAU, J.F. (CHARACTERIZATION OF CERTAIN POLYFUNCTIONAL SWITCHING
NET STRUCTURES) AFCRL-66-632, PMSRP N260 (SEPT. 1966)

SETHARES, G., (CLOSED SETS OF BOOLEAN FUNCTIONS AND THE RELIABILITY
PROBLEM FOR POLYFUNCTIONAL NETS) IEEE TEC VOL EC-5, N1, P115-117 (FEB. 66)

URBANO, R.H. (SOME NEW RESULTS ON THE CONVERGENCE, OSCILLATION, AND
RELIABILITY OF POLYFUNCTIONAL NETS) (IEEE TEC-14, P769-781 (DECEMBER 1965)

POLYHEDRA

COXETER, H.S.M., M.S. LONGUET-HIGGINS, J.C.P. MILLER (UNIFORM POLYHEDRA)
PHILOSOPH TRANS ROYAL SOC OF LONDON, SER A, VOL 246, PP401-449 (1954)

PRIMES

FISCHER, P.C. (GENERATION OF PRIMES BY A ONE-DIMENSIONAL REAL-TIME
ITERATIVE ARRAY) JACM, VOL 12, N3, P388-394 (JULY 1965)

PROCESSING

BALL, J.R., R.C. BOLLINGER, T.A. JEEVES, R.C. MC REYNOLDS, D.H. SHAFFER (ON THE
USE OF THE SOLOMON PARALLEL PROCESSING COMPUTER) PFJCC, P137-146 (1962)

CRANE, B.A., J.A. GITHENS (BULK PROCESSING IN DISTRIBUTED-LOGIC MEMORY)
IEEE TEC-14, N2, P186-196 (APRIL 1965)

PROCESSOR

MC CORMICK, B.H., S.R. ROY, K.C. SMITH, S. YAMADA (ILLIAC III-A PROCESSOR OF
VISUAL INFORMATION) PROC OF IFIPC, 1965.

YANG, C.C., YAU, S.S. (A NONBULK ADDITION TECHNIQUE FOR ASSOCIATIVE
PROCESSORS)

COGSWELL, D.L. (STUDIES OF A HIGH-DENSITY STORAGE SYSTEM AND LOGIC
PROCESSOR.)

PROGRAMMABLE ARRAYS

TRIEBWASSER, S. (PROGRAMMABLE INTERCONNECTION TECHNIQUE) ISSCC, FEB. 1966,
SESSION XI, DIGITAL APPLICATIONS OF FIELD-EFFECT TRANSISTORS. P124-125.

ELECTRONICS (COMPUTERS--SOFT HARDWARE) ELECTRONICS, VOL 40,
N5, PP45-46, 1967.

PROGRAMMED

MACKINTOSH, I.M., D. GREEN (PROGRAMMED INTERCONNECTIONS--A RELEASE FROM
TYRANNY) PROC IEEE, V52, N12, P1648-1651 (DECEMBER 1964)

PROGRAMMING

SQUIRE, J.S. (PROGRAMMING AND DESIGN CONSIDERATIONS OF A HIGHLY PARALLEL COMPUTER) SJCC, AFIPS, V23, P395-400 (SPARTAN 1963)

PROPAGATION

BLUM, H. (A MACHINE FOR PERFORMING VISUAL RECOGNITION BY USE OF ANTENNA PROPAGATION CONCEPTS) PROC WEST ELECTR SHOW AND CONV, PAPER 6.4 (1962)

GLUCKSMAN, H.A. (A PARAPROPAGATION PATTERN CLASSIFIER) AIR FORCE CAMBRIDGE RESEARCH LABORATORY 62-109 (MARCH 1962)

ELPAS, B., GOLDBERG, J., ET AL. (INVESTIGATION OF PROPAGATION-LIMITED COMPUTER NETWORKS) FIN RPT, PHASE 2, PROJ 4641, AFCRL AF19(628)-2902 (MAY 1965)

PULSING ELEMENTS

BARZDIN, YA.M. (UNIVERSAL PULSING ELEMENTS.) SOVIET PHYSICS-DOKLADY, VOL 9, N 7, PP523-525. (JAN. 1965)

REALIZATION

MIYATA, F. (REALIZATION OF ARBITRARY LOGICAL FUNCTIONS USING MAJORITY ELEMENTS) IEEE T-EC-12, N 3, P183-191 (JUNE 1963)

STONE, H.S. (ON NUMBER OF EQUIVALENCE CLASSES OF FUNCTIONS REALIZABLE BY CELLULAR CASCADES) PCIBFFC, IEEE PUB 16C1, P81-87 (APRIL 1965)

BERGES, G.A. (THE MINIMUM NUMBER OF CASCADES NEEDED TO REALIZE A GIVEN FUNCTION. SOME PRELIMINARY RESULTS.) MSU MEMO. (JUNE 14, 1967)

BERGES, G.A. (METHODS OF DECOMPOSITION OF FUNCTIONS REALIZABLE IN A MAITRA CASCADE.) MSU MEMO.

ELSPAS, B. (AN APPROACH TOWARD THE DEVELOPMENT OF PRACTICAL UNIVERSAL LOGIC MODULES)

REAL-TIME

FISCHER, P.C. (GENERATION OF PRIMES BY A ONE-DIMENSIONAL REAL-TIME ITERATIVE ARRAY) JACM, VOL 12, N3, P388-394 (JULY 1965)

RECOGNITION

BLUM, H. (A MACHINE FOR PERFORMING VISUAL RECOGNITION BY USE OF ANTENNA PROPAGATION CONCEPTS) PROC WEST ELECTR SHOW AND CONV, PAPER 6.4 (1962)

LOW, P.R., J.A.O CONNELL, E.J. SKIKO (AN EL-PC DEVICE TO IMPLEMENT FLOW-TABLE LOG FOR VAR PAT RECOG) DIGEST SOLID ST CIR CONF, P34-35 (1961)

MC CORMICK, B.H. (THE ILLINOIS PATTERN RECOGNITION COMPUTER ILLIAC III) IEEE T-EC-12, N6, P791-813 (DECEMBER 1963)

UNGER, S.H. (PATTERN DETECTION AND RECOGNITION) PROC IRF, VOL 47, NO 10, P1737-1752 (OCTOBER 1959)

UNGER, S.H. (PATTERN RECOGNITION USING TWO-DIMENSIONAL, BILATERAL, ITERATIVE, COMBINATIONAL SWITCHING CIRCUITS) PSMTA, MRI SYM, VOL XII, P577-91 (1963)

RECURSIVE

LEVY, S. (THE RELIABILITY OF RECURSIVE TRIANGULAR SWITCHING NETWORKS BUILT OF RECTIFIER GATES) AFCRL AF19(604)-8423.

AMAREL, S., BRZOZOWSKI, J. A. (THEORETICAL CONSIDERATIONS ON RELIABILITY PROPERTIES OF RECURSIVE TRIANGULAR SWITCHING NETWORKS)

REDUNDANCY

ELECTRONIC ENGINEER (NEW TECHNIQUE RAPS LSI COST) EE UP TO DATE, P26 (MAY 1967)

ANGELL, J. B., HODGES, P. (REDUNDANCY IN ITERATIVE LOGICAL CIRCUITRY.) SEL QUART. RES. REVIEW 12, SEL-65-029 (JAN.-MARCH 1965)

RELIABILITY

DUNNING, M., B. KOLMAN, L. STEINBERG (RELIABILITY AND FAULT-MASKING IN N-VAR NOR TREES) SCI REPT 1, CONTR AF19(628)-4051, PROJ 4641, AFCRL 65-295 (AP 65)

URBANO, R. H. (ON THE CONVERGENCE AND ULTIMATE RELIABILITY OF ITERATED NEURAL NETS) IEEE TEC-13, P204-225 (JUNE 1964)

URBANO, R. H. (MATRIX CRITERION FOR ARBITRARY RELIABILITY IN ITERATED NEURAL NETS) IEEE TEC-14, (SHORT NOTES) P627-629 (AUGUST 1965)

URBANO, R. H. (SOME NEW RESULTS ON THE CONVERGENCE, OSCILLATION, AND RELIABILITY OF POLYFUNCTIONAL NETS) IEEE TEC-14, P769-781 (DECEMBER 1965)

SETHARES, G. (CLOSED SETS OF BOOLEAN FUNCTIONS AND THE RELIABILITY PROBLEM FOR POLYFUNCTIONAL NETS) IEEE TEC VOL EC-5, N1, P115-117 (FEB. 66)

LEVY, S. (THE RELIABILITY OF RECURSIVE TRIANGULAR SWITCHING NETWORKS BUILT OF RECTIFIER GATES) AFCRL AF19(604)-8423.

AMAREL, S., BRZOZOWSKI, J. A. (THEORETICAL CONSIDERATIONS ON RELIABILITY PROPERTIES OF RECURSIVE TRIANGULAR SWITCHING NETWORKS)

MAITRA, K. K. (STABILITY OF LOGICAL NETWORKS AND ITS APPLICATION TO IMPROVEMENT OF RELIABILITY) IRE TCT, PP335-341 (SEPT. 1961)

RETRIEVAL

LEE, C. Y., M. C. PAULL (A CONTENT-ADDRESSABLE DISTRIBUTED LOGIC MEMORY WITH APPLICATIONS TO INFORMATION RETRIEVAL) PROC IRE, V51, N6, P924-932 (JU 63)

RUN MEASURE

ELSPAS, B., R. A. SHORT (A BOUND ON THE RUN MEASURE OF SWITCHING FUNCTIONS) IEEE TEC-13 N1, P1-4 (FEBRUARY 1964)

SEQUENTIAL

MC CLUSKEY, E. J., JR. (A COMPARISON OF SEQUENTIAL AND ITERATIVE CIRCUITS) AIEETCE, N46, P1039-1044 (JANUARY 1960)

MC CLUSKEY, E. J., JR. (REDUCTION OF FEEDBACK LOOPS IN SEQUENTIAL CIRCUITS AND CARRY LEADS IN ITERATIVE NETWORKS) INF CONT, V6, P99-118 (JUNE 1963)

KING III, W.F. (ANALYSIS OF ITERATIVE NOR AUTONOMOUS SEQUENTIAL MACHINES
AFCRL-66-829, RPT FROM IEEETEC VOL EC-15, N4, P569-577 (AUG. 1966)

SIGNED DIGIT

AVIZIENIS, A., KIMBLE, D.M. (A GENERAL BUILDING BLOCK FOR DIGITAL
ARITHMETIC) PROC OF NAT SYMP ON IMP OF BATCH FAB ON FUT COMP (1965)

SIMULTANEOUS

HOLLAND, J. (A UNIVERSAL COMPUTER CAPABLE OF EXECUTING AN ARBITRARY NO.
OF SUB-PROGRAMS SIMULTANEOUSLY) PEJCC, P108-113 (1959)

SLICE

SACK, E.A., R.C. LYMAN (EVOLUTION OF THE CONCEPT OF A COMPUTER ON A SLICE)
PROC IEEE, V52, N12, P1713-1720 (DECEMBER 1964)

SOLID-STATE TECHNOL.

FUBINI, E.G., SMITH, M.G. (LIMITATIONS IN SOLID-STATE TECHNOLOGY) IEEE
SPECTRUM, PP55-59 (MAY 1967)

SOLOMON

BALL, J.R., R.C. BOLLINGER, T.A. JEEVES, R.C. MC REYNOLDS, D.H. SHAFFER (ON THE
USE OF THE SOLOMON PARALLEL PROCESSING COMPUTER) PFJCC, P137-146 (1962)

GREGORY, J. (THE SOLOMON COMPUTER) IEEETEC-12, NO. 6, P 779-781
(DECEMBER 1963)

SLOTNICK, D.L., W.C. BORCK, R.C. MC REYNOLDS (THE SOLOMON COMPUTER) PROC
FJCC, P97-107 (1962)

SLOTNICK, D.L., W.C. BORCK, R.C. MC REYNOLDS (THE SOLOMON COMPUTER--A
PRELIMINARY REPORT) WORKSHOP ON COMP ORGANIZ, P66-92 (SPARTAN WASH, 1963)

SPATIAL

KABRISKY, M. (A SPATIALLY ITERATED MEMORY ORGAN PATTERNED AFTER THE
CEREBRAL CORTEX) ACM CONF, PAPER 2C3, SEPT 1961. (ABSTRACT IN ACM 4.000)

UNGER, S.H. (A COMPUTER ORIENTED TOWARD SPATIAL PROBLEMS) PROC IRE
VOL 46, N 10, P1744-1750 (OCTOBER 1958)

STORAGE

MINNICK, R.C., SHORT, R.A., ET.AL. (CELLULAR ARRAYS FOR LOGIC AND STORAGE)
FIN RPT, SRI PROJ4122, AFCRL AF19(628)-4233, AFCRL66-613 (APRIL 1966)

COGSWELL, D.L. (STUDIES OF A HIGH-DENSITY STORAGE SYSTEM AND LOGIC
PROCESSOR.)

COGSWELL, D.L. (MICRO-STORAGE ELEMENT--ELECTRON OPTICAL PROPERTIES)

BONN, T.W. (MASS STORAGE, A BROAD VIEW)
IEEE PROC., VOL54, N12, PP1861-1870. (DEC. 1966)

CRANE, B.A., J.A. GITHENS (BULK PROCESSING IN DISTRIBUTED-LOGIC MEMORY)

IEEEEC-14,N2,P186-196 (APRIL 1965)

FREDKIN,E.(TRIE MEMORY) COMMUNICATIONS OF THE ASSOCIATION FOR
COMPUTING MACHINERY, VOL 13, P490-499 (SEPTEMBER 1960)

GAINES,R.S.,C.Y.LEE(AN IMPROVED CELL MEMORY) IEEEEC-14,N1,
P72-75 (FEBRUARY 1965)

KABRISKY,M.(A SPATIALLY ITERATED MEMORY ORGAN PATTERNED AFTER THE
CEREBRAL CORTEX)ACM CONF, PAPER2C3,SEPT 1961.(ABSTRACT IN ACM 4.000)

LEE,C.Y.,M.C.PAULL(A CONTENT-ADDRESSABLE DISTRIBUTED LOGIC MEMORY WITH
APPLICATIONS TO INFORMATION RETRIEVAL)PROC IRE,V51,N6,P924-932(JU 63)

MC KEEVER,B.T.(THE ASSOCIATIVE MEMORY STRUCTURE)PROC 1965 FJCC,
AFIPS VOL 27, PART1, P371-388 (1965)

STORAGE

POAGE,J.F.(MEMORY AND CYCLING IN BILATERAL ITERATIVE NETWORKS)TECH REP
NO. 7,PRINCETON UNIV DIGITAL SYSTEMS LAB, (MAY 1961)

(PROCEEDINGS OF THE NATIONAL SYMPOSIUM ON THE IMPACT OF BATCH FABRIC-
ATION ON FUTURE COMPUTERS)IEEE PUBLICATION 16C1 (APRIL 1965)

EGGENBERGER,J.S.,ANGELL,J.B.(CODE SELECTION FOR DEFECT-TOLERANT
MEMORIES) RECEIVED FEBRUARY 1966.

YANG,C.C.,YAU,S.S.(A CUTPOINT CELLULAR ASSOCIATIVE MEMORY)
IEEEEC EC-15,NO-4,PP522-534 (AUG. 1966)

YAU,S.S.,YANG,C.C.(PATTERN RECOGNITION BY USING AN ASSOCIATIVE
MEMORY)

CANNING,M.,ET AL.(ACTIVE MEMORY CALLS FOR DISCRETION.) PP143-154,
SPECIAL REPORT,LARGE SCALE INTEGRATION,ELECTRONICS. (FEB.20,1967)

YAU,S.S.,YANG,C.C.(A CRYOGENIC ASSOCIATIVE MEMORY SYSTEM FOR INFORMA-
TION RETRIEVAL)PROC OF THE NAT FLECT CONF,VOL 22,1966.

STRUCTURE

LENDARIS,G.G.,G.L.STANLEY(ON THE STRUCTURE-DEPENDENT PROPERTIES OF
ADAPTIVE LOG NET)GM DEF RES LABS, STA BRBRA, CALIF,TR63-219 (JULY 63)

MC KEEVER,B.T.(THE ASSOCIATIVE MEMORY STRUCTURE)PROC 1965 FJCC,
AFIPS VOL 27, PART1, P371-388 (1965)

STEWART,R.M.(NOTES ON THE STRUCTURE OF LOGIC NETS)PROC IRE (CORRES-
PONDENCE) VOL 49, N8, P1322-1323 (AUGUST 1961)

STEWART,R.M.(THEORY OF STRUCTURALLY HOMOGENEOUS LOGIC NETS)BIOLOGICAL
PROTOTYPES AND SCIENTIFIC SYSTEMS, V1, P370-380 (1962)

STEWART,R.M.(DESIGN FOR A STRUCTURALLY-HOMOGENEOUS PERIPHERAL-ACCESS
FUNCTIONALLY-UNIVERSAL ELECTROCHEMICAL MACHINE)RES MEMU25,SP GEN(JU65)

ZSCHIRNT,H.H.(MISCELLANEOUS NOTES ON CELLULAR LOGIC STRUCTURES AND
THEIR SYNTHESIS IN EIGHT-NEIGHBOR NETS) UNPUBLISHED MEMORANDUM (1966)

MED,A.R. (MODULAR TREE STRUCTURES)

A TRANSLATION FROM ITALIAN (MARCH 1967)

SUB-PROGRAMS

HOLLAND, J. (A UNIVERSAL COMPUTER CAPABLE OF EXECUTING AN ARBITRARY NO. OF SUB-PROGRAMS SIMULTANEOUSLY) PEJCC, P108-113 (1959)

SURVEY

MINNICK, R. C. (A SURVEY OF MICROCELLULAR RESEARCH) JOUR OF ACM, VOL 14, N2, PP203-241 (APRIL 1967)

MINNICK, R. C., WARD, R. L. (SOME CONSIDERATIONS OF LSI AND CELLULAR LOGIC FOR FUTURE DIGITAL SYSTEMS) UNPUBLISHED MANUSCRIPT (1967)

FLYNN, M. J. (COMPLEX INTEGRATED CIRCUIT ARRAYS, THE PROMISE AND THE PROBLEMS.) ELECTRONICS, PP111-116 (JULY 11, 1966)

FUBINI, E. G., SMITH, M. G. (LIMITATIONS IN SOLID-STATE TECHNOLOGY) IEEE SPECTRUM, PP55-59 (MAY 1967)

MOORE-PETERSON ASSN. (SURVEY-STUDY OF THE INTERCONNECTION PROBLEM IN MICROELECTRONICS) FIN RPT, PHASE 1, MOORE-PETERSON ASSOCIATES (JUL 65)

SWITCHING

ATRUBIN, A. J. (A STUDY OF SEVERAL PLANAR ITERATIVE SWITCHING CIRCUITS) SM THESIS, MIT ELECTRICAL ENGINEERING DEPARTMENT (1958)

ELSPAS, B., R. A. SHORT (A BOUND ON THE RUN MEASURE OF SWITCHING FUNCTIONS) IEEE TEC-13 N1, P1-4 (FEBRUARY 1964)

GRASSELLI, A. (ITERATIVE SWITCHING NETWORKS HAVING COMPLETION SIGNALS) ALTA FREQUENZA, VOL 31, NO. 12, P832-837, 1962 (IN ITALIAN)

GRISWOLD, R. E. (A STUDY OF ITERATIVE SWITCHING NETWORKS) STANFORD ELECTRONICS LABORATORY TECHNICAL REPORT NO. 098-2 (JANUARY 1962)

KILMER, W. L. (TRANSIENT BEHAVIOR IN ITERATIVE COMBINATORIAL SWITCHING NETWORKS) PROC. 2ND ANN SYM SW CIR TH AND LOG DES, AIEE PUB S134 (SEPT 61)

KILMER, W. L. (ON DYNAMIC SWITCHING IN ONE-DIMENSIONAL ITERATIVE LOGIC NETWORKS) INFORMATION AND CONTROL, V 6, P399-415 (1963)

LEVY, S. Y., R. O. WINDER, T. H. MOTT, JR. (A NOTE ON TRIBUTARY SWITCHING NETWORKS) IEEE TEC-13, N2, P148-151 (APRIL 1964)

MAITRA, K. K. (CASCADED SWITCHING NETWORKS OF TWO-INPUT FLEXIBLE CELLS) IEEE TEC-11, P136-143 (APRIL 1962)

MC CLUSKEY, E. J., JR. (ITERATIVE COMBINATIONAL SWITCHING CIRCUITS-- GENERAL DESIGN CONSIDERATIONS) IEEE TEC-7, N4, P285-291 (DECEMBER 1958)

SWITCHING

SKLANSKY, J. (GENERAL SYNTHESIS OF TRIBUTARY SWITCHING NETWORKS) IEEE TEC-12, N5, P464-469 (OCTOBER 1963)

UNGER, S. H. (PATTERN RECOGNITION USING TWO-DIMENSIONAL, BILATERAL, ITERATIVE, COMBINATIONAL SWITCHING CIRCUITS) PSMTA, MRI SYM, VOL XII, P577-91 (1963)

LEVY, S. (THE RELIABILITY OF RECURSIVE TRIANGULAR SWITCHING NETWORKS BUILT OF RECTIFIER GATES) AFCRL AF19(604)-8423.

AMAREL, S., BRZOZOWSKI, J. A. (THEORETICAL CONSIDERATIONS ON RELIABILITY PROPERTIES OF RECURSIVE TRIANGULAR SWITCHING NETWORKS)

PAULL, M. C. (RESWITCHING OF CONNECTION NETWORKS)
BELL SYSTEM TECHNICAL JOURNAL (MAY 1962)

SYNTHESIS

LEE, C. Y. (SYNTHESIS OF A CELLULAR COMPUTER USING THE 29-STATE MODEL OF VON NEUMANN) BELL LABS MEMO MM63-344-5 (DECEMBER 1963)

LEVIEN, R. E. (THE SYNTHESIS OF CASCADE SWITCHING CIRCUITS) PROC OF 3RD ANN AIEE SYMP ON SW THEO AND LOG DES, PUB S141, PP104-121 (1962)

SKLANSKY, J. (GENERAL SYNTHESIS OF TRIBUTARY SWITCHING NETWORKS) IEEE T EC-12, N5, P464-469 (OCTOBER 1963)

SPANDORFER, L. M., J. V. MURPHY (SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF INTEGRATED CIRCUITS) SCI RPT NO. 1 UNIVAC 4645, CONTR AF19(628)2907(063)

SPANDORFER, L. M., J. V. MURPHY (SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF INTEGRATED CIRCUITS) SCI RPT NO. 2 UNIVAC 4645, CONTR AF19(628)2907(064)

STONE, H. S., A. J. KORENJAK (CANONICAL FORM AND SYNTHESIS OF CELLULAR CASCADES) IEEE T EC-14, N6, P852-862 (DECEMBER 1965)

ZSCHIRNT, H. H. (MISCELLANEOUS NOTES ON CELLULAR LOGIC STRUCTURES AND THEIR SYNTHESIS IN EIGHT-NEIGHBOR NETS) UNPUBLISHED MEMORANDUM (1966)

KING III, W. F. (THE SYNTHESIS OF MULTIPURPOSE LOGIC DEVICES) RPT FRM IEEE CONF REC OF 1966 7TH ANN SYMP ON SW AND AUT THEO (P227-235)

SPANDORFER, L. M. (SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF INTEGRATED CIRCUITS) FIN RPT, UNIVAC PROJ 4645, AFCRL-66-298 (NOVEMBER 1965)

DVORAK, V. (TWO-RAIL CASCADE SYNTHESIS OF BOOLEAN FUNCTIONS.)
UNPUBLISHED MANUSCRIPT. RECEIVED DEC. 16, 1966.

SYSTEM DESIGN

WARD, R. L., HOLTEY, T. O. (THE MAINTAINABILITY FACTOR IN SYSTEM DESIGN)
IEEE COMPUTER GROUP NEWS, VOL 1, N 5. (MARCH 1967)

SYSTEMS

MINNICK, R. C. (APPLICATION OF CELLULAR LOGIC TO THE DESIGN OF MONOLITHIC DIGITAL SYSTEMS) PROC SYM MICROELEC AND LARGE SYST, (SPARTAN, WASH, 1965)

SIMMONS, G. J., L. W. ROOK (A DESCRIPTION OF THE COMPUTER ORGANIZATION IMPOSED BY LARGE ITERATIVE SYSTEMS) P NSIBFEC, IEEE PUB 16C1, P191-196 (AP 65)

YEVREINOV, E. U., Y. G. KOSARFV (HIGH EFFICIENCY COMPUTING SYSTEMS)
ENGINEERING CYBERNETICS, NO 4, P1-19 (1963)

TELEPHONE

BENES, V. E. (ON REARRANGABLE THREE-STAGE CONNECTING NETWORKS) BELL SYSTE

TECHNICAL JOURNAL, VOL. 41, N5, PP 1481-1492 (SEPT. 1962)

CLOS, C. (A STUDY OF NON-BLOCKING SWITCHING NETWORKS) BELL SYSTEM
TECHNICAL JOURNAL, N32, PP406-424 (MARCH 1953)

TERNARY LOGIC

YOELI, M. (TERNARY CELLULAR CASCADES) EE. PUBLICATION NO. 64, ISRAEL
INSTITUTE OF TECHNOLOGY (FEBRUARY 1967)

TESTS

ROCHESTER, N., J. H. HOLLAND, L. H. HAIBT, W. L. DUDA (TESTS ON A CELL ASSEMBLY
THEO OF ACTION OF BRAIN, USING COMPUTER) IRETIT-2, P80-93 (SEPT 1956)

EVEN, S., MEYER, A. R. (TEST FOR PLANARITY OF A CIRCUIT GIVEN BY
AN EXPRESSION) REVISION (MARCH 1966)

TRANSIENT

KILMER, W. L. (TRANSIENT BEHAVIOR IN ITERATIVE COMBINATORIAL SWITCHING
NETWORKS) PROC. 2ND ANN SYM SW CIR TH AND LOG DES, AIEE PUB S134 (SEPT 61)

KILMER, W. L. (TRANSIENT BEHAVIOR IN ITERATIVE COMBINATIONAL SWITCHING
NETWORKS) PROC OF 2ND ANN SYM ON SW CIR THEO AND LOG DES, AIEES134, 1961

TREES

DUNNING, M., B. KOLMAN, L. STEINBERG (RELIABILITY AND FAULT-MASKING IN N-VAR
NOR TREES) SCI REPT 1, CONTR AF19(628)-4051, PROJ4641, AFCRL65-295 (AP 65)

MEO, A. R. (MODULAR TREE STRUCTURES)
A TRANSLATION FROM ITALIAN (MARCH 1967)

ELSPAS, B. (TOPOLOGICAL CONSTRAINTS ON INTERCONNECTION-LIMITED LOGIC)
SWITCHING CIRC THEO AND LOGICAL DES, VOL S-164, PP 133-135. (OCT. 1964)

TRIANGULAR

LEVY, S. (THE RELIABILITY OF RECURSIVE TRIANGULAR SWITCHING NETWORKS
BUILT OF RECTIFIER GATES) AFCRL AF19(604)-8423.

AMAREL, S., BRZOZOWSKI, J. A. (THEORETICAL CONSIDERATIONS ON RELIABILITY
PROPERTIES OF RECURSIVE TRIANGULAR SWITCHING NETWORKS)

TRIBUTARY

LEVY, S. Y., R. O. WINDER, T. H. MOTT, JR. (A NOTE ON TRIBUTARY SWITCHING NET-
WORKS) IEEETEC-13, N2, P148-151 (APRIL 1964)

SKLANSKY, J. (GENERAL SYNTHESIS OF TRIBUTARY SWITCHING NETWORKS) IEEETEC-
12, N5, P464-469 (OCTOBER 1963)

SKLANSKY, J., A. J. KORENJAK, H. S. STONE (CANONICAL TRIBUTARY NETWORKS)
IEETEC-14, N 6, P961-963 (DECEMBER 1965)

PLISCH, D. C. ET AL. (THE NUMBER OF EQUIVALENCE CLASSES OF FUNCTIONS
REALIZABLE BY TRIBUTARY NETWORKS.) RECEIVED AUG. 16, 1965.

TRIE

FREDKIN, E. (TRIE MEMORY) COMMUNICATIONS OF THE ASSOCIATION FOR
COMPUTING MACHINERY, VOL 13, P490-499 (SEPTEMBER 1960)

TWO-DIMENSIONAL

CANADAY, R. H. (TWO-DIMENSIONAL ITERATIVE LOGIC) MIT ELECTRONIC SYSTEMS
LABORATORY, REPT ESL-R-210, CONTR AF-33(657)-11311, AF TASK 4421 (SEPT 1964)

HAWKINS, J. K., C. J. MUNSEY (A TWO-DIMENSIONAL ITERATIVE NETWORK COMPUTING
TECHNIQUE AND MECHANIZATIONS) PROC 1962 WORK ON COM ORG P93-125 (1963)

HENNIE, F. C. (TWO-DIMENSIONAL ITERATIVE NETWORKS AND THEIR DECISION PRO-
BLEMS) GEN ELEC RES LAB REPT, SCHENECTADY, NEW YORK (1960)

UNGER, S. H. (PATTERN RECOGNITION USING TWO-DIMENSIONAL, BILATERAL, ITERATI
VE, COMBINATIONAL SWITCHING CIRCUITS) PSMTA, MRI SYM, VOL XII, P577-91 (1963)

CANADAY, R. H. (TWO-DIMENSIONAL ITERATIVE LOGIC) PROC 1965 FJCC, AFIPS VOL
27, PART 1, P343-353 (1965)

TWO-INPUT

MITRA, K. K. (CASCADED SWITCHING NETWORKS OF TWO-INPUT FLEXIBLE CELLS)
IRETEC-11, P136-143 (APRIL 1962)

TWO-RAIL

SHORT, R. A. (TWO-RAIL CELLULAR CASCADES) PROC 1965 FALL JOINT COMPUTER
CONFERENCE, AFIPS VOL 27, PART 1, P355-369 (1965)

YOELI, M. (A GROUP-THEORETICAL APPROACH TO TWO-RAIL CASCADES) IEEE TEC-14,
N 6, P815-822 (DECEMBER 1965)

YOELI, M., TURNER, J. (DECOMPOSITIONS OF GROUP FUNCTIONS WITH APPLICATIONS
TO TWO-RAIL CASCADES) AFCRL-66-472, REPORT 2, SRI (NOVEMBER 1966)

ELSPAS, B. (A CLOSER APPROACH TO MINIMAL-LENGTH TWO-RAIL CASCADES.)
SRI NOTE. (FEB. 26, 1965)

DVORAK, V. (TWO-RAIL CASCADE SYNTHESIS OF BOOLEAN FUNCTIONS.)
UNPUBLISHED MANUSCRIPT. RECEIVED DEC. 16, 1966.

UNIVERSAL

STEWART, R. M. (DESIGN FOR A STRUCTURALLY-HOMOGENEOUS PERIPHERAL-ACCESS
FUNCTIONALLY-UNIVERSAL ELECTROCHEMICAL MACHINE) RES MEMO 25, SP GEN (JU 65)

UBER, E. F., R. J. DOMENICO (A UNIVERSAL LOGIC FUNCTION WAFER) LOCKHEED
MICROSYSTEMS ELECTRONICS REPORT 6-90-64-8 (1964)

DUNHAM, B., MIDDLETON, ET AL. (THE MULTIPURPOSE RIAS DEVICE, PART 2, THE
EFFICIENCY OF LOGICAL ELEMENTS) I. B. M. JOURNAL, JANUARY 1959.

ELSPAS, B. (AN APPROACH TOWARD THE DEVELOPMENT OF PRACTICAL UNIVERSAL
LOGIC MODULES)

VARIABLE

LOW, P. R., J. A. O'CONNELL, E. J. SKIKO (AN EL-PC DEVICE TO IMPLEMENT FLOW-

TABLE LOG FOR VAR PAT RECOG)DIGEST SOLID ST CIR CONF,P34-35(1961)

VISUAL

BLUM, H.(A MACHINE FOR PERFORMING VISUAL RECOGNITION BY USE OF ANTENNA PROPAGATION CONCEPTS)PROC WEST ELECTR SHOW AND CONV,PAPER 6.4(1962)

MC CORMICK,B.H.,S.R.ROY,K.C.SMITH,S.YAMADA(ILLIAC III-A PROCESSOR OF VISUAL INFORMATION)PROC OF IFIPC, 1965

VON NEUMANN

LEE,C.Y.(SYNTHESIS OF A CELLULAR COMPUTER USING THE 29-STATE MODEL OF VON NEUMANN)BELL LABS MEMO MM63-344-5 (DECEMBER 1963)

WEAVING TECHNOLOGY

DAVIS,J.S.(A TECHNICAL NOTE ON THE APPLICATION OF WEAVING TO THE BATCH FABRICATION OF ELECTRONIC COMPONENTS OR SUBSYSTEMS)NSIBFFC (1965)

WORKSHOP

WORKSHOP (THE DEVELOPEMENT OF NEW COMPUTER ORGANIZATIONS)SPONSORED BY ROME AIR DEV CENT,HUGHES AIRCRAFT CO AND WCTC OF IEEE.(JUNE 27-29,1967)

AUTHORS

ABRAMOVA,H.A.

PRANGISHVILI,I.V.,ET AL.(MICROELECTRONICS AND MONOLITHIC CIRCUITS FOR CONSTRUCTION OF LOGICAL AND COMPUTING EQUIPMENT.)MOSKVA (1967)

AIEE

AIEE (AIEE WORKSHOP ON INTEGRATED LOGIC.)ABSTRACTS.UNIVERSITY OF CHICAGO. (OCT.11,12,1962)

AKERS,S.B.JR.

AKERS,S.B.JR.(ON THE CONSTRUCTION OF (D,K) GRAPHS)IEEETEC-14, N3,P488 (JUNE 1965)

AMAREL,S.

AMAREL,S.,G.COOKE,R.O.WINDER(MAJORITY GATE NETWORKS)IEEETEC-13,N1,P4-13 (FEBRUARY 1964)

AMAREL,S.,REVIEW OF TWO PAPERS BY HOLLAND,IRETEC-9,P384-385 (SEPTEMBER 1960)

AMAREL,S.,BRZOZOWSKI,J.A.(THEORETICAL CONSIDERATIONS ON RELIABILITY PROPERTIES OF RECURSIVE TRIANGULAR SWITCHING NETWORKS)

ANGELL,J.B.

EGGENBERGER,J.S.,ANGELL,J.B.(CODE SELECTION FOR DEFECT-TOLERANT MEMORIES) RECEIVED FEBRUARY 1966.

ANGELL,J.B.,HODGFS,P.(REDUNDANCY IN ITERATIVE LOGICAL CIRCUITRY.)

SEL QUART.RES. REVIEW 12,SEL-65-029 (JAN.-MARCH 1965)

ASHENHURST,R.L.

ASHENHURST,R.L.(THE DECOMPOSITION OF SWITCHING FUNCTIONS)PROC. OF AN
INTERNAT. SYMP. ON THE THEORY OF SWITCHING,HARVARD,ANN. 29,PP74-116.

ATRUBIN,A.J.

ATRUBIN,A.J.(A STUDY OF SEVERAL PLANAR ITERATIVE SWITCHING CIRCUITS)
SM THESIS,MIT ELECTRICAL ENGINEERING DEPARTMENT (1958)

ATRUBIN,A.J.(ONE-DIMENSIONAL REAL-TIME ITERATIVE MULTIPLIER)IEEE TEC,
VOL EC-14,N 3,PP394-399 (JUNE 1965)

AVIZIENIS,A.

AVIZIENIS,A.(ARITHMETIC MICROSYSTEMS FOR THE SYNTHESIS OF FUNCTION
GENERATION.)IEEE PROC.,VOL54,N12,PP1910-1919. (DEC.1966)

AVIZIENIS,A.,KIMBLE,D.M.(A GENERAL BUILDING BLOCK FOR DIGITAL
ARITHMETIC)PROC OF NAT SYMP ON IMP OF BATCH FAB ON FUT COMP (1965)

BABITSHEVA,E.V.

PRANGISHVILI,I.V.,ET AL.(MICROELECTRONICS AND MONOLITHIC CIRCUITS FOR
CONSTRUCTION OF LOGICAL AND COMPUTING EQUIPMENT.)MOSKVA (1967)

PRANGISHVILI,I.V.ET AL.(HOMOGENEOUS MICROELECTRONIC STRUCTURES AND NEW
PRINCIPLES FOR THE MANUFACTURE OF LOGIC AND SEQUENTIAL ARRANGEMENTS)

BALL,J.R.

BALL,J.R.,R.C.BOLLINGER,T.A.JEEVES,R.C.MC REYNOLDS,D.H.SHAFER(ON THE
USE OF THE SOLOMON PARALLEL PROCESSING COMPUTER)PFJCC,P137-146(1962)

BANGHART,L.E.

BANGHART,L.E.,ET AL.(TOWARD SOME ULTIMATE LIMITS TO THE ECONOMY
ADVANTAGES OF BATCH-FABRICATED MOS COMPUTER SYSTEMS)NAT SYMP ON IMP,65

BARZDIN,YA.M.

BARZDIN,YA.M.(UNIVERSAL PULSING ELEMENTS.)SOVIET PHYSICS-DOKLADY,
VOL 9,N 7,PP523-525. (JAN. 1965)

BENES,V.E.

BENES,V.E.(ON REARRANGEABLE THREE-STAGE CONNECTING NETWORKS)BELL SYSTE
TECHNICAL JOURL,VOL.41,N5,PP 1481-1492 (SEPT. 1962)

BERGES,G.A.

BERGES,G.A.(COMMENTS ON PRESENT KNOWLEDGE OF POLISH NOTATION STRUCTURE
MSU MEMO (MAY 9,1967)

BERGES,G.A.(THOUGHTS ON POLISH NOTATION)
MSU MEMO (JUNE 14,1967)

BERGES,G.A.(THE MINIMUM NUMBER OF CASCADES NEEDED TO REALIZE A GIVEN

FUNCTION. SOME PRELIMINARY RESULTS.) MSU MEMO. (JUNE 14, 1967)

BERGES, G.A. (METHODS OF DECOMPOSITION OF FUNCTIONS REALIZABLE IN A MAITRA CASCADE.) MSU MEMO.

BJORNER, D.

BJORNER, D. (A TWO DIMENSIONAL, MULTIPLE DATA, FLOW MODE, ITERATIVE MULTIPLIER) UNPUBLISHED MANUSCRIPT (AUGUST 1966)

BLOCK, I.E.

HUNG, J.W. ET AL. (INVESTIGATION AND ANALYSIS OF CIRCUIT COMPLEXES.) UNIVAC, AF19(628)-437, PROJ 4645. FINAL REPORT. (DEC. 1, 1963)

BLUM, H.

BLUM, H. (A MACHINE FOR PERFORMING VISUAL RECOGNITION BY USE OF ANTENNA PROPAGATION CONCEPTS) PROC WEST ELECTR SHOW AND CONV, PAPER 6.4 (1962)

BOLLINGER, R.C.

BALL, J.R., R.C. BOLLINGER, T.A. JEEVES, R.C. MC REYNOLDS, D.H. SHAFFER (ON THE USE OF THE SOLOMON PARALLEL PROCESSING COMPUTER) PFJCC, P137-146 (1962)

BONN, T.H.

BONN, T.W. (MASS STORAGE, A BROAD VIEW) IEEE PROC., VOL 54, N12, PP1861-1870. (DEC. 1966)

BONN, T.H. (SYSTEM CONSIDERATIONS OF TECHNOLOGIES) PROC OF THE NATIONAL SYMPOSIUM ON THE IMPACT OF BATCH FAB ON FUTURE COMPUTERS, 1965.

BORCK, W.C.

SLOTNICK, D.L., W.C. BORCK, R.C. MC REYNOLDS (THE SOLOMON COMPUTER) PROC FJCC, P97-107 (1962)

SLOTNICK, D.L., W.C. BORCK, R.C. MC REYNOLDS (THE SOLOMON COMPUTER--A PRELIMINARY REPORT) WORKSHOP ON OMP ORGANIZ, P66-92 (SPARTAN WASH, 1963)

BOUDREAU, J.F.

BOUDREAU, J.F. (CHARACTERIZATION OF CERTAIN POLYFUNCTIONAL SWITCHING NET STRUCTURES) AFCRL-66-632, PMSRP N260 (SEPT. 1966)

BREMER, J.W.

BREMER, J.W. (CRYOELECTRIC TECHNOLOGY.) PROC OF THE NATIONAL SYMPOSIUM ON THE IMPACT OF BATCH FABRICATION ON FUTURE COMPUTERS, PP27-29. (1965)

BROOKING, M.E.

BROOKING, M.E., W.F. KING III, A. GIUSTI (SURVEY OF IN-HOUSE WORK ON CELLULAR LOGIC) UNPUBLISHED MEMORANDUM (1965)

BRZOWSKI, S.

AMAREL, S., BRZOWSKI, J.A. (THEORETICAL CONSIDERATIONS ON RELIABILITY PROPERTIES OF RECURSIVE TRIANGULAR SWITCHING NETWORKS)

CALLAN, J.D.

THOMAS, E., CALLAN, J.D. (SLOW, BUT SMALL, MAY WIN THE RACE.) PP166-168,
SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)

CANADAY, R.H.

CANADAY, R.H. (TWO-DIMENSIONAL ITERATIVE LOGIC) MIT ELECTRONIC SYSTEMS
LABORATORY, REPT ESL-R-210, CONTR AF-33(657)-11311, AF TASK 4421 (SEPT 1964)

CANADAY, R.H. (TWO-DIMENSIONAL ITERATIVE LOGIC) PROC 1965 FJCC, AFIPS VOL
27, PART 1, P343-353 (1965)

CANNING, M.

CANNING, M., ET AL. (ACTIVE MEMORY CALLS FOR DISCRETION.) PP143-154,
SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)

CHAO, R.Y.

CHAO, R.Y. (CELLULAR LOGICAL DESIGN USING A MAN-MACHINE SYSTEM--PROGRESS
REPORT I.) SRI NOTE. (AUG. 17, 1965)

CHU, Y.

CHU, Y. (MATRIX LOGIC MICROELECTRONIC COMPUTER) RESEARCH DIVISION, MELPAR
INC. (JUNE 1962)

CLOS, C.

CLOS, C. (A STUDY OF NON-BLOCKING SWITCHING NETWORKS) BELL SYSTEM
TECHNICAL JOURNAL, N32, PP406-424 (MARCH 1953)

COGSWELL, D.L.

COGSWELL, D.L. (STUDIES OF A HIGH-DENSITY STORAGE SYSTEM AND LOGIC
PROCESSOR.)

COGSWELL, D.L. (MICRO-STORAGE ELEMENT--ELECTRON OPTICAL PROPERTIES)

COMFORT, W.T.

COMFORT, W.T. (HIGHLY PARALLEL MACHINES) IBM REPORT NO. 62-825-496
(OCTOBER 1962)

COMFORT, W.T. (HIGHLY PARALLEL MACHINES) WORKSHOP ON COMPUTER ORGANIZA-
TION P126-155 (SPARTAN BOOKS, WASHINGTON, D.C. 1963)

COMFORT, W.T. (A MODIFIED HOLLAND MACHINE) PROC OF FJCC, P481-488
(1962)

COMPUTER DESIGN

COMPUTER DESIGN (SMALL-SCALE, LARGE-SCALE INTEGRATION) COMPUTER DESIGN,
P-52 (JUNE 1967)

COOKE, G.

AMAREL, S., G. COOKE, R.O. WINDER (MAJORITY GATE NETWORKS) IEEECTEC-13, N1, P4-

13 (FEBRUARY 1964)

COXETER, H.S.M.

COXETER, H.S.M., M.S. LONGUET-HIGGINS, J.C.P. MILLER (UNIFORM POLYHEDRA)
PHILOSOPH TRANS ROYAL SOC OF LONDON, SER A, VOL 246, PP401-449 (1954)

CRANE, B.A.

CRANE, B.A., J.A. GITHENS (BULK PROCESSING IN DISTRIBUTED-LOGIC MEMORY)
IEEETEC-14, N2, P186-196 (APRIL 1965)

CRANE, B.A. (ECONOMICS OF THE DLM, A BATCH-FABRICATION COMPUTER) PROC NAT
SYMP ON IMPACT OF BATCH FAB ON FUTURE COMP, IEEE PUB 16C1, P144-9 (AP 65)

CRANE, H.D.

CRANE, H.D. (PLANAR CROSSINGS AND CELLULAR ARRAYS)
SRI MEMO. (JANUARY 17, 1963)

CRAWFORD, P.O.

CRAWFORD, P.O. (AUTOMATIC CONTROL BY ARITHMETIC OPERATIONS) SM THESIS
MASSACHUSETTS INSTITUTE OF TECHNOLOGY (1942)

CUBERT, J.S.

CUBERT, J.S., MURPHY, J.J. (BATCH PROCESS THIN-FILM DIODE LOGIC ARRAYS AND
THEIR EVALUATION) PROC OF NAT SYMP ON IMP BATCH FAB ON FUT COMP, 1965.

CURTIS, H.A.

CURTIS, H.A. (MULTIFUNCTIONAL CIRCUITS IN FUNCTIONAL CANONICAL FORM)
JOURNAL ASSOC. COMP. MACH., VOL 6, N 4 (OCT. 1959)

CURTIS, H.A. (A FUNCTIONAL CANONICAL FORM) JOURNAL ASSOC. COMP. MACH.,
VOL 6, N 4, PP245-258, APRIL 1959.

DAVIS, J.S.

DAVIS, J.S. (A TECHNICAL NOTE ON THE APPLICATION OF WEAVING TO THE
BATCH FABRICATION OF ELECTRONIC COMPONENTS OR SUBSYSTEMS) NSIBFFC (1965)

DITRICK, N.H.

DITRICK, N.H., M.M. MITCHELL, N.E. SEKELY (INTEGRATED DIRECT-COUPLED UNIPOL-
AR TRANS LOG ELMNT) FIN REPT, CONTR AF19(628)-428, AFCRL REPT63-525 (OC63)

DOMENICO, R.J.

DOMENICO, R.J., R.A. HENLE (ALL-PURPOSE COMPUTER CIRCUITS) ELECTRONICS,
VOL 33, P56-58 (AUGUST 19, 1960)

UBER, E.F., R.J. DOMENICO (A UNIVERSAL LOGIC FUNCTION WAFER) LOCKHEED
MICROSYSTEMS ELECTRONICS REPORT 6-90-64-8 (1964)

DUDA, W.L.

ROCHESTER, N., J.H. HOLLAND, L.H. HAIBT, W.L. DUDA (TESTS ON A CELL ASSEMBLY
THEO OF ACTION OF BRAIN, USING COMPUTER) IRETIT-2, P80-93 (SEPT 1956)

DUNHAM, B.

DUNHAM, B. (THE MULTIPURPOSE BIAS DEVICE, PART 1, THE COMMUTATOR TRANSISTOR.) IBM JOUR., PP117-129. (APRIL 1957)

DUNHAM, B., MIDDLETON, ET AL. (THE MULTIPURPOSE BIAS DEVICE, PART 2, THE EFFICIENCY OF LOGICAL ELEMENTS) I.B.M. JOURNAL, JANUARY 1959.

DUNN, R. S.

CANNING, M., ET AL. (ACTIVE MEMORY CALLS FOR DISCRETION.) PP143-154, SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)

DUNNING, M.

DUNNING, M., B. KOLMAN, L. STEINBERG (RELIABILITY AND FAULT-MASKING IN N-VARIABLE NOR TREES) SCI REPT 1, CONTR AF19(628)-4051, PROJ4641, AFCRL65-295 (AP 65)

DVORAK, V.

DVORAK, V. (TWO-RAIL CASCADE SYNTHESIS OF BOOLEAN FUNCTIONS.) UNPUBLISHED MANUSCRIPT. RECEIVED DEC. 16, 1966.

EARLE, J.

EARLE, J. (BOOLEAN ALGEBRA WON'T GIVE THE ANSWER) ELECTRONIC DESIGN, P33-52 (DECEMBER 7, 1964)

EDELSTEIN, L. A.

EDELSTEIN, L. A. (SOME APPLICATIONS OF BACCHUS PICTURE LOGIC COMPUTER.) PP133-143, PROC OF NAT SYMP ON IMPACT OF BATCH FAB ON FUT COMP. (1965)

EGGENBERGER, J. S.

EGGENBERGER, J. S., ANGELL, J. B. (CODE SELECTION FOR DEFECT-TOLERANT MEMORIES) RECEIVED FEBRUARY 1966.

EIMBINDER, J.

EIMBINDER, J. (THE EXPANDING MARKET) ELECTRONICS (OCT 4, 1965)

ELECTRONIC ENGINEER

ELECTRONIC ENGINEER (NEW TECHNIQUE RAPS LSI COST) EE UP TO DATE, P26 (MAY 1967)

THE ELECTRONIC ENGINEER (LSI+CAD=ISSCC 1967) STAFF REPORT ON LARGE SCALE INTEGRATION AND COMPUTER AIDED DESIGN, APRIL 1967.

THE ELECTRONIC ENGINEER (INTEGRATED CIRCUIT COURSE) 10 PARTS. THE ELECTRONIC ENGINEER (AUGUST AND OCTOBER 1966)

ELECTRONICS

ELECTRONICS (COMPUTERS--SOFT HARDWARE) ELECTRONICS, VOL 40, N5, PP45-46, 1967.

ELECTRONICS (COMPUTERS--MORE SCRATCH PADS--FAST COMBINATION--

CONVERSATIONAL PROGRAM.) ELECTRONICS, VOL 39, N 7. (APRIL 4, 1966)

ELSPAS, B.

ELSPAS, B., R. A. SHORT (A BOUND ON THE RUN MEASURE OF SWITCHING FUNCTIONS)
IEEE TEC-13 N1, P1-4 (FEBRUARY 1964)

ELPAS, B., GOLDBERG, J., ET AL. (INVESTIGATION OF PROPAGATION-LIMITED COMPUTER NETWORKS) FIN RPT, PHASE 2, PROJ 4641, AFCRL AF19(628)-2902 (MAY 1965)

ELSPAS, B. (A CLOSER APPROACH TO MINIMAL-LENGTH TWO-RAIL CASCADES.)
SRI NOTE. (FEB. 26, 1965)

ELSPAS, B. (STACKING OF INTERCONNECTIONS--SOME COMMENTS ON ASSUMPTIONS)
SRI NOTE. (APRIL 22, 1965)

ELSPAS, B. (TOPOLOGICAL CONSTRAINTS ON INTERCONNECTION-LIMITED LOGIC)
SWITCHING CIRC THEO AND LOGICAL DES, VOL S-164, PP 133-135. (OCT. 1964)

ELSPAS, B. (AN APPROACH TOWARD THE DEVELOPMENT OF PRACTICAL UNIVERSAL
LOGIC MODULES)

EVEN, S.

EVEN, S., MEYER, A. R. (TEST FOR PLANARITY OF A CIRCUIT GIVEN BY
AN EXPRESSION) REVISION (MARCH 1966)

FARINA, D. E.

FARINA, D. E., TROTTER, D. (MOS INTEGRATED CIRCUITS SAVE SPACE AND MONEY)
ELECTRONICS, PP 84-95. (OCTOBER 4, 1965)

BANGHART, L. E., ET AL. (TOWARD SOME ULTIMATE LIMITS TO THE ECONOMY
ADVANTAGES OF BATCH-FABRICATED MOS COMPUTER SYSTEMS) NAT SYMP ON IMP, 65

FERRARI, D.

FERRARI, D. (FAST CARRY-PROPAGATION ITERATIVE NETWORKS) POLITECNICO DI
MILANO, UNPUBLISHED MANUSCRIPT (JUNE 1967)

FISCHER, P. C.

FISCHER, P. C. (GENERATION OF PRIMES BY A ONE-DIMENSIONAL REAL-TIME
ITERATIVE ARRAY) JACM, VOL 12, N3, P388-394 (JULY 1965)

FLYNN, M. J.

FLYNN, M. J. (COMPLEX INTEGRATED CIRCUIT ARRAYS, THE PROMISE AND THE
PROBLEMS.) ELECTRONICS, PP111-116 (JULY 11, 1966)

FLYNN, M. J. (A PROSPECTUS ON INTEGRATED ELECTRONICS AND COMPUTER
ARCHITECTURE) AFIPS CONF PROC, VOL 29, PP97-103. (1966)

FREDKIN, E.

FREDKIN, E. (TRIE MEMORY) COMMUNICATIONS OF THE ASSOCIATION FOR
COMPUTING MACHINERY, VOL 13, P490-499 (SEPTEMBER 1960)

FREITAG, H.

FREITAG, H. (DESIGN AUTOMATION FOR LARGE SCALE INTEGRATION)

TECHNICAL PAPER, WESCON 1966.

FUBINI, E.G.

FUBINI, E.G., SMITH, M.G. (LIMITATIONS IN SOLID-STATE TECHNOLOGY) IEEE SPECTRUM, PP55-59 (MAY 1967)

GAERTNER, W.W.

GAERTNER, W.W. (NANOWATT DEVICES) PROCEEDINGS OF THE IEEE, PP 592-604 (JUNE 1965)

GAINES, R.S.

GAINES, R.S., C.Y. LEE (AN IMPROVED CELL MEMORY) IEFETEC-14, N1, P72-75 (FEBRUARY 1965)

GARNER, H.L.

GARNER, H.L., J.S. SQUIRE (ITERATIVE CIRCUIT COMPUTERS) PROC OF 1962 WORKSHOP ON COMPUTER ORGANIZ, P156-181 (SPARTAN, WASH., D.C. 1963)

GARNER, H.L., ET AL (A STUDY OF ITERATIVE CIRCUIT COMPUTERS) TECHNICAL DOC REPT NO. AL-TDR-64-24, PROJ4160, TASK416005, UNIV MICH (APRIL 1964)

GITHENS, J.A.

CRANE, B.A., J.A. GITHENS (BULK PROCESSING IN DISTRIBUTED-LOGIC MEMORY) IEEEETEC-14, N2, P186-196 (APRIL 1965)

GIUSTI, A.

BROOKING, M.E., W.F. KING III, A. GIUSTI (SURVEY OF IN-HOUSE WORK ON CELLULAR LOGIC) UNPUBLISHED MEMORANDUM (1965)

KING, W.F., A. GIUSTI (CAN LOGIC ARRAYS BE KEPT FLEXIBLE) ELECTRONIC DESIGN, P57-61, MAY 24, 1965

GLUCKSMAN, H.A.

GLUCKSMAN, H.A. (A PARAPROPAGATION PATTERN CLASSIFIER) AIR FORCE CAMBRIDGE RESEARCH LABORATORY 62-109 (MARCH 1962)

GLUCKSMAN, H.A. (PATTERN CLASSIFICATION BY CHARACTERISTIC LOGIC) AIR FORCE CAMBRIDGE RESEARCH LABORATORY REPORT 63-11 (JANUARY 1963)

GLUCKSMAN, H.A. (A PARAPROPAGATION PATTERN CLASSIFIER) (MAY 1964)

GOLDBERG, J.

MINNICK, R.C., SHORT, R.A., ET AL. (CELLULAR ARRAYS FOR LOGIC AND STORAGE) FIN RPT, SRI PROJ4122, AFCRL AF19(628)-4233, AFCRL66-613 (APRIL 1966)

ELPAS, B., GOLDBERG, J., ET AL. (INVESTIGATION OF PROPAGATION-LIMITED COMPUTER NETWORKS) FIN RPT, PHASE2, PROJ4641, AFCRL AF19(628)-2902 (MAY 1965)

GOLDBERG, J., SHORT, R.A. (ANTIPARALLEL LOGIC) IEEE TEC VOL EC-14, NO.3, JUNE 1965. P383-393.

GONZALEZ, R.

GONZALEZ,R.(A MULTILAYER ITERATIVE CIRCUIT COMPUTER)TECHNICAL NOTE,
CONTRACT AF 33(657)-7391 (AUGUST 1962)

GONZALEZ,R.(A MULTILAYER ITERATIVE CIRCUIT COMPUTER)IEEETEC-12, N6
P781-790 (DECEMBER 1963)

GONZALEZ,R.(A MULTILAYER ITERATIVE CIRCUIT COMPUTER)ACM CONFERENCE
PAPER 4C.3 (AUGUST 1963) (ABSTRACT)

GRASSELLI,A.

GRASSELLI,A.(ITERATIVE SWITCHING NETWORKS HAVING COMPLETION SIGNALS)
ALTA FREQUENZA, VOL 31, NO.12, P832-837, 1962 (IN ITALIAN)

GRAY,B.H.

GRAY,B.H.ET AL.(BLOCK ORIENTED RANDOM ACCESS MEMORY.)
PP103-106,PROC OF NAT SYMP ON IMPACT OF BATCH FAB ON FUT COMP. (1965)

GREEN,D.

MACKINTOSH,I.M.,D.GREEN(PROGRAMMED INTERCONNECTIONS--A RELEASE FROM
TYRANNY)PROC IEEE, V52, N12, P1648-1651 (DECEMBER 1964)

GREEN,M.W.

MINNICK,R.C.,SHORT,R.A.,ET.AL. (CELLULAR ARRAYS FOR LOGIC AND STORAGE)
FIN RPT,SRI PROJ4122,AFCRL AF19(628)-4233,AFCRL66-613(APRIL 1966)

GREGORY,J.

GREGORY,J.(THE SOLOMON COMPUTER) IEEETEC-12, NO. 6, P 779-781
(DECEMBER 1963)

GRISWOLD,R.E.

GRISWOLD,R.E.(A STUDY OF ITERATIVE SWITCHING NETWORKS) STANFORD
ELECTRONICS LABORATORY TECHNICAL REPORT NO.098-2 (JANUARY 1962)

HADDEN,D.R.

GRAY,B.H.ET AL.(BLOCK ORIENTED RANDOM ACCESS MEMORY.)
PP103-106,PROC OF NAT SYMP ON IMPACT OF BATCH FAB ON FUT COMP. (1965)

HAIBT,L.H.

ROCHESTER,N.,J.H.HOLLAND,L.H.HAIBT,W.L.DUDA(TESTS ON A CELL ASSEMBLY
THEO OF ACTION OF BRAIN,USING COMPUTER)IRETIT-2,P80-93(SEPT 1956)

HANNOM,T.J.B.

HUNG,J.W. ET AL.(INVESTIGATION AND ANALYSIS OF CIRCUIT COMPLEXES.)
UNIVAC,AF19(628)-437,PROJ 4645.FINAL REPORT. (DEC.1,1963)

HARATZ,D.

GRAY,B.H.ET AL.(BLOCK ORIENTED RANDOM ACCESS MEMORY.)
PP103-106,PROC OF NAT SYMP ON IMPACT OF BATCH FAB ON FUT COMP. (1965)

HASTINGS,C.W.

WATSON, R.W., HASTINGS, C.W. (SELF-CHECKED COMPUTATION USING RESIDUE ARITHMETIC.) IEEE PROC., VOL 54, N12, PP1920-1931. (DEC. 1966)

HAWKINS, J.K.

HAWKINS, J.K., C.J. MUNSEY (A TWO-DIMENSIONAL ITERATIVE NETWORK COMPUTING TECHNIQUE AND MECHANIZATIONS) PROC 1962 WORK ON COM ORG P93-125 (1963)

HAWKINS, J.K., C.J. MUNSEY (A PARALLEL COMPUTER ORGANIZATION AND MECHANIZATIONS) IEEE TEC, VOL. EC-12, PP251-262 (JUNE 1963)

HAWKINS, J.K. (SELF-ORGANIZING SYSTEM--A REVIEW AND COMMENTARY.) IRE PROC., VOL 49, PP31-48 (JAN. 1961)

HAWKINS, J.K. (PHOTOGRAPHIC TECHNIQUES FOR EXTRACTING IMAGE SHAPES) PHOTOGRAPHIC SCIENCE AND ENGINEERING, VOL 8, N6 (NOV-DEC 1964)

HAWKINS, J.K., MUNSEY, C.J. (EULOGISMOGRAPHIC NONLINEAR OPTICAL IMAGE PROCESSING FOR PATTERN RECOGNITION.) JOUR OF OPT. SOC. OF AM. (AUG. 1964)

HAWKINS, J.K., MUNSEY, C.J. (AUTOMATIC PHOTO READING.) PHOTOGRAMMETRIC ENGINEERING PP632-640 (JULY 1963)

HAWKINS, J.K., ET AL. (IMAGE COMPUTER SYSTEMS ANALYSIS AND TIMING.) PHILCO RESEARCH LAB PUB U-2270 (SEPT. 16, 1963)

HAZLETT, L.

HAZLETT, L. (COMPUTER ACCELERATES DESIGN AND PRODUCTION OF LARGE ARRAYS) SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)

HEIMAN, F.P.

HOFSTEIN, S.R., HEIMAN, F.P. (THE SILICON INSULATED-GATE FIELD-EFFECT TRANSISTOR.) IEEE PROC, PP1190-1202. (SEPT. 1963)

HENLE, R.A.

DOMENICO, R.J., R.A. HENLE (ALL-PURPOSE COMPUTER CIRCUITS) ELECTRONICS, VOL 33, P56-58 (AUGUST 19, 1960)

HENLE, R.A., HILL, L.O. (INTEGRATED COMPUTER CIRCUITS--PAST, PRESENT AND FUTURE.) IEEE PROC., VOL 54, N12, PP1849-1860. (DEC. 1966)

HENNIE, F.C.

HENNIE, F.C. (ANALYSIS OF ONE-DIMENSIONAL ITERATIVE LOGICAL CIRCUITS) SM THESIS, MIT ELECTRICAL ENGINEERING DEPARTMENT (1958)

HENNIE, F.C. (ANALYSIS OF BILATERAL ITERATIVE NETWORKS) IRE TRANS ON CIRCUIT THEORY, VOL CT-6, NO. 1, P35-45 (MARCH 1959)

HENNIE, F.C. (TWO-DIMENSIONAL ITERATIVE NETWORKS AND THEIR DECISION PROBLEMS) GEN ELEC RES LAB REPT, SCHENECTADY, NEW YORK (1960)

HENNIE, F.C. (ITERATIVE ARRAYS OF LOGICAL CIRCUITS) MIT PRESS AND JOHN WILEY AND SONS INC. (NEW YORK 1961)

HERZOG, G.

HERZOG, G., (ACTIVE LOGIC ELEMENTS USING NON-GALVANIC MODIFYING INPUTS)
SCIEN. REPT NO. 1, CONTR AF19(628)-1629 AFCRL REPT 63-567 (OCT 1963)

HERZOG, G., K. C. HU, M. H. LEWIN (ACTIVE LOGIC ELEMENTS USING NON-GALVANIC
MODIFYING INPUTS) FIN REP, CON. AF19(628)-1929, AFCRL REP 64-896 (OCT 1964)

HERZOG, G. B., ET AL. (A REPORT ON A NAVIGATIONAL COMPUTER USING IC ARRAYS
RCA LABORATORIES. (MAY 6, 1966)

HILL, L. O.

HENLE, R. A., HILL, L. O. (INTEGRATED COMPUTER CIRCUITS--PAST, PRESENT AND
FUTURE.) IEEE PROC., VOL 54, N12, PP 1849-1860. (DEC. 1966)

HOBBS, L. C.

HOBBS, L. C. (EFFECTS OF LARGE ARRAYS ON MACHINE ORGANIZATION AND
HARDWARE, SOFTWARE TRADEOFFS) AFIPS CONF PROC, VOL 29. (1966)

RICE, R., ET AL. (PROMISING AVENUES FOR COMPUTER RESEARCH) A PANEL
DISCUSSION. AFIPS CONF PROC, VOL 27, PART 2, PP 85-100. (1965)

HODGES, P.

ANGELL, J. B., HODGES, P. (REDUNDANCY IN ITERATIVE LOGICAL CIRCUITRY.)
SEL QUART. RES. REVIEW 12, SEL-65-029 (JAN.-MARCH 1965)

HOFSTEIN, S. R.

HOFSTEIN, S. R., HEIMAN, F. P. (THE SILICON INSULATED-GATE FIELD-EFFECT
TRANSISTOR.) IEEE PROC, PP 1190-1202. (SEPT. 1963)

HOGAN, C. L.

HOGAN, C. L. (INTEGRATED CIRCUITS.) MONITOR.

HOLLAND, J. H.

HOLLAND, J. (A UNIVERSAL COMPUTER CAPABLE OF EXECUTING AN ARBITRARY NO.
OF SUB-PROGRAMS SIMULTANEOUSLY) PEJCC, P108-113 (1959)

HOLLAND, J. H. (ITERATIVE CIRCUIT COMPUTERS) PROCEEDINGS OF THE WEST
JOINT COMPUTER CONFERENCE, P259-265 (1960)

ROCHESTER, N., J. H. HOLLAND, L. H. HAIBT, W. L. DUDA (TESTS ON A CELL ASSEMBLY
THEO OF ACTION OF BRAIN, USING COMPUTER) IRETIT-2, P80-93 (SEPT 1956)

HOLTEY, T. O.

WARD, R. L., HOLTEY, T. O. (THE MAINTAINABILITY FACTOR IN SYSTEM DESIGN)
IEEE COMPUTER GROUP NEWS, VOL 1, N 5. (MARCH 1967)

HOPCROFT, J. E.

HOPCROFT, J. E. (USE OF RECTANGULAR ASYNCHRONOUS REGISTER PROPERTIES
IN CELLULAR SYSTEM DESIGN.) AN SRI NOTE. (JULY 31, 1964)

HSIAO, M. Y.

HSIAO, M.Y., SCOTT, J.B. (A MAP METHOD OF OBTAINING A BOOLEAN FUNCTION IN EXCLUSIVE-OR FORM.) UNPUBLISHED MANUSCRIPT FROM UNIV. OF FLORIDA.

HU, K.C.

HERZOG, G., K.C. HU, M.H. LEWIN (ACTIVE LOGIC ELEMENTS USING NON-GALVANIC MODIFYING INPUTS) FIN REP, CON. AF19(628)-1929, AFCRL REP64-896 (OCT 1964)

HUNG, J.W.

HUNG, J.W. ET AL. (INVESTIGATION AND ANALYSIS OF CIRCUIT COMPLEXES.) UNIVAC, AF19(628)-437, PROJ 4645. FINAL REPORT. (DEC. 1, 1963)

IGNATUSHENKO, V.V.

PRANGISHVILI, I.V., ET AL. (MICROELECTRONICS AND MONOLITHIC CIRCUITS FOR CONSTRUCTION OF LOGICAL AND COMPUTING EQUIPMENT.) MOSKVA (1967)

PRANGISHVILI, I.V. ET AL. (HOMOGENEOUS MICROELECTRONIC STRUCTURES AND NEW PRINCIPLES FOR THE MANUFACTURE OF LOGIC AND SEQUENTIAL ARRANGEMENTS)

JEANSONNE, G.

CANNING, M., ET AL. (ACTIVE MEMORY CALLS FOR DISCRETION.) PP143-154, SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)

JEEVES, T.A.

BALL, J.R., R.C. BOLLINGER, T.A. JEEVES, R.C. MC REYNOLDS, D.H. SHAFFER (ON THE USE OF THE SOLOMON PARALLEL PROCESSING COMPUTER) PFJCC, P137-146 (1962)

JOSEPH, E.C.

JOSEPH, E.C. (IMPACT OF LARGE SCALE INTEGRATION ON AERO-SPACE COMPUTERS) UNIVAC, UNPUBLISHED MANUSCRIPT.

KABRISKY, M.

KABRISKY, M. (A SPATIALLY ITERATED MEMORY ORGAN PATTERNED AFTER THE CEREBRAL CORTEX) ACM CONF, PAPER 2C3, SEPT 1961. (ABSTRACT IN ACM 4.000)

KAUTZ, W.H.

MINNICK, R.C., SHORT, R.A., ET AL. (CELLULAR ARRAYS FOR LOGIC AND STORAGE) FIN RPT, SRI PROJ 4122, AFCRL AF19(628)-4233, AFCRL 66-613 (APRIL 1966)

KILBY, J.S.

KILBY, J.S. (LSI-DEVICE FABRICATION) KEYNOTE PANEL DISCUSSION, INTRODUCTOR PAPER, ISSCC 1966, SESS. III KEYNOTE, P30, 31.

KILBY, J. (SILICON FEB TECHNIQUES.) PROC OF NAT. SYMP. ON THE IMPACT OF BATCH FABRICATION ON FUTURE COMPUTERS, PP1-12 (1965)

KILMER, W.L.

KILMER, W.L. (ITERATIVE SWITCHING NETWORKS COMPOSED OF COMBINATORIAL CELLS) IRE TRANS EC-11, N2, P123-131 (APRIL 1962)

KILMER, W.L. (ON CYCLING BEHAVIOR IN 1-DIMENSIONAL BILATERAL ITERATIVE

NETWORKS)SCI REPT 3, AFCRL CONTR AF19(604)-6619, ERL, MSU, BOZ. MT. (AUG 62)

KILMER, W.L. (ON DYNAMIC SWITCHING IN ONE-DIMENSIONAL ITERATIVE LOGIC NETWORKS) INFORMATION AND CONTROL, V 6, P399-415 (1963)

KILMER, W.L. (TOPICS IN THE THEORY OF ONE-DIMENSIONAL ITERATIVE NETWORKS INFORMATION AND CONTROL, V 7, P180-199 (1964)

KILMER, W.L. (TRANSIENT BEHAVIOR IN ITERATIVE COMBINATIONAL SWITCHING NETWORKS) PROC OF 2ND ANN SYMP ON SW CIR THEO AND LOG DES, AIEES134, 1961

KIMBLE, D.M.

AVIZIENIS, A., KIMBLE, D.M. (A GENERAL BUILDING BLOCK FOR DIGITAL ARITHMETIC) PROC OF NAT SYMP ON IMP OF BATCH FAB ON FUT COMP (1965)

KING III, W.F.

BROOKING, M.E., W.F. KING III, A. GIUSTI (SURVEY OF IN-HOUSE WORK ON CELLULAR LOGIC) UNPUBLISHED MEMORANDUM (1965)

KING, W.F., A. GIUSTI (CAN LOGIC ARRAYS BE KEPT FLEXIBLE) ELECTRONIC DESIGN, P57-61, MAY 24, 1965

KING III, W.F. (THE SYNTHESIS OF MULTIPURPOSE LOGIC DEVICES) RPT FRM IEEE CONF REC OF 1966 7TH ANN SYMP ON SW AND AUT THEO (P227-235)

KING III, W.F. (ANALYSIS OF ITERATIVE NOR AUTONOMOUS SEQUENTIAL MACHINES AFCRL-66-829, RPRT FROM IEEE TEC VOL TC-15, N4, P569-577 (AUG. 1966)

KOLMAN, B.

DUNNING, M., B. KOLMAN, L. STEINBERG (RELIABILITY AND FAULT-MASKING IN N-VAR NOR TREES) SCI REPT 1, CONTR AF19(628)-4051, PROJ 4641, AFCRL 65-295 (AP 65)

HUNG, J.W. ET AL. (INVESTIGATION AND ANALYSIS OF CIRCUIT COMPLEXES.) UNIVAC, AF19(628)-437, PROJ 4645. FINAL REPORT. (DEC. 1, 1963)

KORENJAK, A. J.

SKLANSKY, J., A. J. KORENJAK, H. S. STONE (CANONICAL TRIBUTARY NETWORKS) IEETEC-14, N 6, P961-963 (DECEMBER 1965)

STONE, H. S., A. J. KORENJAK (CANONICAL FORM AND SYNTHESIS OF CELLULAR CASCADES) IEETEC-14, N6, P852-862 (DECEMBER 1965)

KOSAREV, Y. G.

YEVREINOV, E. U., Y. G. KOSAREV (HIGH EFFICIENCY COMPUTING SYSTEMS) ENGINEERING CYBERNETICS, NC 4, P1-19 (1963)

KUKUK, H. S.

PETSCHAUER, R. J., KUKUK, H. S. (BATCH FABRICATION OF MAGNETIC COMPUTER MEMORIES.) PROC OF NAT SYMP ON IMPACT OF BATCH FAB ON FUT COMP. (1965)

LATHROP, J. W.

LATHROP, J. W. (AN APPROACH TO LARGE SCALE INTEGRATION.) PREPARED FOR AEROSPACE COMPUTER GROUP OF THE IEEE. (NOV. 23, 1966)

LATHROP, J.W. (DISCRETIONARY WIRING APPROACH TO LARGE SCALE INTEGRATION)
TECHNICAL PAPER, WESCON 1966.

LAWLER, E.L.

LAWLER, E.L., SALTON, G.A. (THE USE OF PARENTHESIS-FREE NOTATION FOR THE
AUTOMATIC DESIGN OF SWITCHING CIRCUITS) IRE TEC, PP342-352 (SEPT 1960)

LEE, C.Y.

GAINES, R.S., C.Y. LEE (AN IMPROVED CELL MEMORY) IEEE TEC-14, N1,
P72-75 (FEBRUARY 1965)

LEE, C.Y. (AN ALGORITHM FOR PATH CONNECTIONS AND ITS APPLICATIONS) IRE
TEC-10, P346-365 (SEPTEMBER 1961)

LEE, C.Y. (INTERCOMMUNICATING CELLS, BASIS FOR A DISTRIBUTED LOGIC
COMPUTER) PFJCC, P130-136 (SPARTAN BOOKS, WASH. D. C. 1962)

LEE, C.Y., M.C. PAULL (A CONTENT-ADDRESSABLE DISTRIBUTED LOGIC MEMORY WITH
APPLICATIONS TO INFORMATION RETRIEVAL) PROC IRE, V51, N6, P924-932 (JU 63)

LEE, C.Y. (SYNTHESIS OF A CELLULAR COMPUTER USING THE 29-STATE MODEL OF
VON NEUMANN) BELL LABS MEMO MM63-344-5 (DECEMBER 1963)

LEE, E.S.

LEE, E.S. (ASSOCIATIVE TECHNIQUES WITH COMPLEMENTING FLIP-FLOPS) SJCC
AFIPS, V23, P381-394 (SPARTAN BOOKS, WASH. D.C. 1963)

LENDARIS, G.G.

LENDARIS, G.G., G.L. STANLEY (ON THE STRUCTURE-DEPENDENT PROPERTIES OF
ADAPTIVE LOG NET) GM DEF RES LABS, STA BRBRA, CALIF, TR63-219 (JULY 63)

LEVIEN, R.E.

LEVIEN, R.E. (THE SYNTHESIS OF CASCADE SWITCHING CIRCUITS) PROC OF 3RD
ANN AIEE SYMP ON SW THEO AND LOG DES, PUB S141, PP104-121 (1962)

LEVIEN, R.E. (DETERMINING THE BEST ORDERING OF VARIABLES IN CASCADE SW
CIRCUITS) PROC OF 4TH AIEE SYM ON CT AND LD, PUB S156, P83-104 (1963)

LEVY, S.Y.

LEVY, S.Y., R.D. WINDER, T.H. MOTT, JR. (A NOTE ON TRIBUTARY SWITCHING NET-
WORKS) IEEE TEC-13, N2, P148-151 (APRIL 1964)

LEVY, S. (THE RELIABILITY OF RECURSIVE TRIANGULAR SWITCHING NETWORKS
BUILT OF RECTIFIER GATES) AFCRL AF19(604)-8423.

LEVY, S. ET AL. (A COMPUTER ORGANIZATION SUITABLE FOR BATCH FABRICATION)
RECEIVED JULY 19, 1967.

LEVY, S.Y., LINHARDT, R.J., MILLER, H.S., SIDNAM, R.D. (SYSTEM UTILIZATION
OF LARGE SCALE INTEGRATION)

LEWIN, M.H.

HERZOG, G., K.C. HU, M.H. LEWIN (ACTIVE LOGIC ELEMENTS USING NON-GALVANIC

MODIFYING INPUTS) FIN REP, CON. AF19(628)-1929, AFCRL REP64-896 (OCT 1964)

LINHARDT, R.J.

LEVY, S.Y., LINHARDT, R.J., MILLER, H.S., SIDNAM, R.D. (SYSTEM UTILIZATION OF LARGE SCALE INTEGRATION)

LOGUE, J.C.

LOGUE, J.C. (LARGE SCALE INTEGRATION-SYSTEM UTILIZATION) ISSCC, FEB. 1966, SESSION III, KEYNOTE PANEL DISCUSSION, DIGEST OF TECHNICAL PAPERS, P. 31.

LONGUET-HIGGINS, M.S.

COXETER, H.S.M., M.S. LONGUET-HIGGINS, J.C.P. MILLER (UNIFORM POLYHEDRA) PHILOSOPH TRANS ROYAL SOC OF LONDON, SER A, VOL 246, PP401-449 (1954)

LOW, P.R.

LOW, P.R., J.A.O CONNELL, E.J. SKIKO (AN EL-PC DEVICE TO IMPLEMENT FLOW-TABLE LOG FOR VAR PAT RECOG) DIGEST SOLID ST CIR CONF, P34-35 (1961)

LOW, P.R., G.A. MALEY (FLOW-TABLE LOGIC) PROC IRE, VOL 49, NO. 1, P221-228 (JANUARY 1961)

LOWELL, A.C.

LOWELL, A.C. ET AL. (A NEW DIMENSION IN MICROELECTRONIC SYSTEMS) TECHNICAL PAPER, WESCON 1966.

LYMAN, R.C.

SACK, E.A., R.C. LYMAN (EVOLUTION OF THE CONCEPT OF A COMPUTER ON A SLICE) PROC IEEE, V52, N12, P1713-1720 (DECEMBER 1964)

MACKINTOSH, I.M.

MACKINTOSH, I.M., D.GREEN (PROGRAMMED INTERCONNECTIONS--A RELEASE FROM TYRANNY) PROC IEEE, V52, N12, P1648-1651 (DECEMBER 1964)

MAITRA, K.K.

MAITRA, K.K. (CASCADED SWITCHING NETWORKS OF TWO-INPUT FLEXIBLE CELLS) IRETEC-11, P136-143 (APRIL 1962)

MAITRA, K.K. (STABILITY OF LOGICAL NETWORKS AND ITS APPLICATION TO IMPROVEMENT OF RELIABILITY) IRE TCT, PP335-341 (SEPT. 1961)

MALEY, G.A.

LOW, P.R., G.A. MALEY (FLOW-TABLE LOGIC) PROC IRE, VOL 49, NO. 1, P221-228 (JANUARY 1961)

MARCUS, S.M.

WALLMARK, J.T., MARCUS, S.M. (MINIMUM SIZE AND MAXIMUM PACKING DENSITY OF NONREDUNDANT SEMICONDUCTOR DEVICES.) IRE PROC., PP286-298. (MARCH 1962)

MARTIN, J.W.

MARTIN, J.W. (WHAT IS PRACTICAL WITH COMPLEX INTEGRATED CIRCUITS)

THE ELECTRONICS ENGINEER, EF MICROWORLD. (OCT. 1966)

MARVIN, C.E.

MARVIN, C.E., WALKER, R.M. (CUSTOMIZING BY INTERCONNECTION.) PP157-164,
SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)

MCCLUSKEY, E.J., JR.

MC CLUSKEY, E.J., JR. (ITERATIVE COMBINATIONAL SWITCHING CIRCUITS--
GENERAL DESIGN CONSIDERATIONS) IEEE T-7, N4, P285-291 (DECEMBER 1958)

MC CLUSKEY, E.J., JR. (A COMPARISON OF SEQUENTIAL AND ITERATIVE CIRCUITS)
AIEETCE, N46, P1039-1044 (JANUARY 1960)

MC CLUSKEY, E.J., JR. (REDUCTION OF FEEDBACK LOOPS IN SEQUENTIAL CIRCUITS
AND CARRY LEADS IN ITERATIVE NETWORKS) INF CONT, V6, P99-118 (JUNE 1963)

MC CLUSKEY, E.J., JR. (ASSIGNMENT OF CARRY VARIABLES IN ITERATIVE
NETWORKS) AIEE TRANS, COMM AND ELECTR, N52, PP772-778 (JANUARY 1961)

MCCORMICK, B.H.

MC CORMICK, B.H. (THE ILLINOIS PATTERN RECOGNITION COMPUTER ILLIAC III)
IEEE T-12, N6, P791-813 (DECEMBER 1963)

MC CORMICK, B.H., S.R. ROY, K.C. SMITH, S. YAMADA (ILLIAC III--A PROCESSOR OF
VISUAL INFORMATION) PROC OF IFIPC, 1965

MC KEEVER, B.T.

MC KEEVER, B.T. (THE ASSOCIATIVE MEMORY STRUCTURE) PROC 1965 FJCC,
AFIPS VOL 27, PART 1, P371-388 (1965)

MC KEEVER, B.T. (ASSOCIATIVE STRUCTURE COMPUTER) GE LAB,
TIS REPT 65-CDL-5 (AUGUST 1965)

MCREYNOLDS, R.C.

BALL, J.R., R.C. BOLLINGER, T.A. JEFFES, R.C. MC REYNOLDS, D.H. SHAFFER (ON THE
USE OF THE SOLOMON PARALLEL PROCESSING COMPUTER) PFJCC, P137-146 (1962)

SLOTNICK, D.L., W.C. BORCK, R.C. MC REYNOLDS (THE SOLOMON COMPUTER) PROC
FJCC, P97-107 (1962)

SLOTNICK, D.L., W.C. BORCK, R.C. MC REYNOLDS (THE SOLOMON COMPUTER--A
PRELIMINARY REPORT) WORKSHOP ON COMP ORGANIZ, P66-92 (SPARTAN WASH, 1963)

MEO, A.R.

MEO, A.R. (MODULAR TREE STRUCTURES)
A TRANSLATION FROM ITALIAN (MARCH 1967)

MEO, A.R. (THE DETERMINATION OF THE MINIMAL TANT NETWORKS) PROC OF THE
2ND ANN ALLERTON CONF ON CIRCUIT AND SYSTEM THEORY. (SEPT. 1964)

MEYER, A.R.

EVEN, S., MEYER, A.R. (TEST FOR PLANARITY OF A CIRCUIT GIVEN BY
AN EXPRESSION) REVISION (MARCH 1966)

MIDDLETON, D.

DUNHAM, B., MIDDLETON, ET AL. (THE MULTIPURPOSE BIAS DEVICE, PART 2, THE EFFICIENCY OF LOGICAL ELEMENTS) I.B.M. JOURNAL, JANUARY 1959.

MIILLER, H.S.

LEVY, S.Y., LINHARDT, R.J., MIILLER, H.S., SIDNAM, R.D. (SYSTEM UTILIZATION OF LARGE SCALE INTEGRATION)

MILLER, A.

MILLER, A. (SILICON-ON-SAPPHIRE APPROACH AFFORDS FREEDOM AND FLEXIBILITY SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)

MILLER, J.C.P.

COXETER, H.S.M., M.S. LONGUET-HIGGINS, J.C.P. MILLER (UNIFORM POLYHEDRA: PHILOSOPH TRANS ROYAL SOC OF LONDON, SER A, VOL 246, PP401-449 (1954)

MINNICK, R.C.

MINNICK, R.C. (MAGNETIC COMPARATORS AND CODE CONVERTERS) SWITCHING THEORY IN SPACE TECH, ED BY AIKEN AND MAIN, P193-204 (STANFORD UNIV PRESS 1963)

MINNICK, R.C., R.A. SHORT (CELLULAR LINEAR-INPUT LOGIC) FIN RPT, SRI PROJ. 4111, AFCRL AF19(628)-498, AFCRL 64-6, DDC AD433 802 (FEB. 1964)

MINNICK, R.C. (CUTPOINT CELLULAR LOGIC) IEEETEC-13, NO 6, P 685-698 (DECEMBER 1964)

MINNICK, R.C. (APPLICATION OF CELLULAR LOGIC TO THE DESIGN OF MONOLITHIC DIGITAL SYSTEMS) PROC SYM MICROELEC AND LARGE SYST, (SPARTAN, WASH, 1965)

MINNICK, R.C. ET AL (CELLULAR LOGIC) FINAL REPORT, SRI PROJECT 5087, PREPARED FOR AFCRL ON CONTRACT AF 19(628)-4233

MINNICK, R.C. (COBWEB CELLULAR ARRAYS) PROCEEDINGS OF THE 1965 FALL JOINT COMPUTER CONFERENCE, AFIPS VOL27, PART 1, P327-341 (1965)

MINNICK, R.C., SHORT, R.A., ET. AL. (CELLULAR ARRAYS FOR LOGIC AND STORAGE) FIN RPT, SRI PROJ4122, AFCRL AF19(628)-4233, AFCRL66-613 (APRIL 1966)

MINNICK, R.C. (A SURVEY OF MICROCELLULAR RESEARCH) JOUR OF ACM, VOL 14, N2, PP203-241 (APRIL 1967)

MINNICK, R.C. (SURVEY OF MICROCELLULAR RESEARCH) AFCRL66-475, AF19(628)-5828, SRI PROJ4641 (JUL. 1966) SIMILAR TO ART PUB IN JOUR OF ACM, APR 67

MINNICK, R.C., WARD, R.L. (SOME CONSIDERATIONS OF LSI AND CELLULAR LOGIC FOR FUTURE DIGITAL SYSTEMS) UNPUBLISHED MANUSCRIPT (1967)

MINNICK, R.C. (A MINIMUM-COMPLEXITY CELLULAR ARRAY FOR GENERATION OF AN ARBITRARY COMBINATIONAL FUNCTION.) NOTE . (JUNE 21, 1962)-

MINNICK, R.C.

MINNICK, R.C. (A TABLE OF 640 ONE AND TWO-CELL MYHILL ARRAYS) A MEMO (NOV 30, 1962)

MINNICK,R.C.(CELLULAR LOGIC)
A MEMO (APR 9,1964)

MINNICK,R.C.(LOGICAL DESIGN OF CELLULAR ARRAYS USING A MAN-MACHINE
SYSTEM.)SRI TECHNICAL PROGRAM DESCRIPTION. (FEB.5,1965)

MINNICK,R.C.(TECHNICAL DESCRIPTION OF THE COBWEB CELLULAR ARRAY)
APPENDIX A. (MARCH 11,1965)

MINNICK,R.C.(A SIMPLIFIED CUTPOINT CELL)
SRI MEMO (MAY 17,1965)

MINNICK,R.C.(KARNAUGH MAPS FOR THE IRREDUNDANT FOUR-VARIABLE MAITRA
FUNCTIONS.)AN SRI NOTE. (MAY 18,1965)

MINNICK,R.C.(AN IMPROVED CUTPOINT PARALLEL ADDER.) AN SRI NOTE
(MAY 24,1965)

MINNICK,R.C.(ELECTRONIC SWITCHING IN COBWEB ARRAYS.) AN SRI NOTE
(JULY 6,1965)

MINNICK,R.C.(DESIGN FOR AN ELECTRONICALLY-SWITCHED COBWEB CELL.)
A NOTE. (AUGUST 10,1965)

MINNICK,R.C.(SIMPLIFIED VERSIONS OF COBWEB CELLS.) A NOTE.
(AUGUST 11,1965)

MINNICK,R.C.(CELLULAR NETWORKS)
PUBLICATION DRAFT (NOV 21,1966)

MITCHELL,M.M.

DITRICK,N.H.,M.M.MITCHELL,N.E.SEKELY(INTEGRATED DIRECT-COUPLED UNIPOL-
AR TRANS LOG ELMNT)FIN REPT,CUNTR AF19(628)-428,AFCRL REPT63-525(OC63)

MITSUMI,T.

LOWELL,A.C.ET AL.(A NEW DIMENSION IN MICROELECTRONIC SYSTEMS)
TECHNICAL PAPER,WESCON 1966.

MIYATA,F.

MIYATA,F.(REALIZATION OF ARBITRARY LOGICAL FUNCTIONS USING MAJORITY
ELEMENTS)IEEEETEC-12, N 3, P183-191 (JUNE 1963)

MOORE-PETERSON ASSN.

MOORE-PETERSON ASSN.(SURVEY-STUDY OF THE INTERCONNECTION PROBLEM IN
MICROELECTRONICS) FIN RPT,PHASE 1,MOORE-PETERSON ASSOCIATES (JUL 65)

MOTT,T.H.JR.

LEVY,S-Y.,R.O.WINDER,T.H.MOTT,JR.(A NOTE ON TRIBUTARY SWITCHING NET-
WORKS)IEEEETEC-13,N2,P148-151 (APRIL 1964)

MUNSEY,C.J.

HAWKINS,J.K.,C.J.MUNSEY(A TWO-DIMENSIONAL ITERATIVE NETWORK COMPUTING
TECHNIQUE AND MECHANIZATIONS)PROC 1962 WORK ON COM URG P93-125 (1963)

HAWKINS, J.K., C.J. MUNSEY (A PARALLEL COMPUTER ORGANIZATION AND MECHANIZATIONS) IEEE TEC, VOL. EC-12, PP251-262 (JUNE 1963)

HAWKINS, J.K., MUNSEY, C.J. (EULOGISMOGRAPHIC NONLINEAR OPTICAL IMAGE PROCESSING FOR PATTERN RECOGNITION.) JOUR OF OPT. SOC. OF AM. (AUG. 1964)

HAWKINS, J.K., MUNSEY, C.J. (AUTOMATIC PHOTO READING.) PHOTOGRAMMETRIC ENGINEERING PP632-640 (JULY 1963)

HAWKINS, J.K., ET AL. (IMAGE COMPUTER SYSTEMS ANALYSIS AND TIMING.) PHILCO RESEARCH LAB PUB U-2270 (SEPT. 16, 1963)

MURPHY, J.J.

CUBERT, J.S., MURPHY, J.J. (BATCH PROCESS THIN-FILM DIODE LOGIC ARRAYS AND THEIR EVALUATION) PROC OF NAT SYMP ON IMP BATCH FAB ON FUT COMP, 1965.

MURPHY, J.V.

SPANDORFER, L.M., J.V. MURPHY (SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF INTEGRATED CIRCUITS) SCI RPT NO.1 UNIVAC 4645, CONTR AF19(628)2907(063)

SPANDORFER, L.M., J.V. MURPHY (SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF INTEGRATED CIRCUITS) SCI RPT NO.2 UNIVAC 4645, CONTR AF19(628)2907(064)

SPANDORFER, L.M., MURPHY, J.V., ET AL (SINGLE-LAYER LOGIC) PROC OF NATL SYMP ON THE IMPACT OF BATCH FAB ON FUTURE COMPTRS, PP226-236, 1965.

NEVALA, R.

VADASZ, L., NEVALA, R. ET AL. (A SYSTEMATIC ENGINEERING APPROACH TO COMPLEX ARRAYS) ISSCC, FEB. 1966, SESSION XI, PP120-121.

NORTH, J.H.

DUNHAM, B., MIDDLETON, ET AL. (THE MULTIPURPOSE BIAS DEVICE, PART 2, THE EFFICIENCY OF LOGICAL ELEMENTS) I.B.M. JOURNAL, JANUARY 1959.

NOTZ, W.A.

NOTZ, W.A., ET AL. (BENEFITTING THE SYSTEM DESIGNER.) PP130-141, SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)

NOYCE, R.N.

NOYCE, R.N. (INTEGRATED CIRCUITS-PAST, PRESENT AND FUTURE INDICATIVE.) SPEECH PRESENTED TO THE 17TH ANN CONV OF FAFH. (APR. 27, 1964)

NOYCE, R.N. (A LOOK AT FUTURE COSTS OF LARGE INTEGRATED ARRAYS) AFIPS CONFERENCE PROCEEDINGS, VOL 29, FJCC, PP 111-114. (1966)

O'CONNELL, J.A.

LOW, P.R., J.A. O'CONNELL, F.J. SKIKO (AN EL-PC DEVICE TO IMPLEMENT FLOW-TABLE LOG FOR VAR PAT RECOG) DIGEST SOLID ST CIR CONF, P34-35 (1961)

PARISER, J.J.

PARISER, J.J. (CONNECTION CONSIDERATIONS WITH A VIEW TOWARD BATCH

FABRICATION)PROC OF NAT SYMP ON IMP OF BATCH FAB ON FUT COMP,1965.

PAULL,M.C.

LEE,C.Y.,M.C.PAULL(A CONTENT-ADDRESSABLE DISTRIBUTED LOGIC MEMORY WITH APPLICATIONS TO INFORMATION RETRIEVAL)PROC IRE,V51,N6,P924-932(JU 63)

PAULL,M.C.(RESWITCHING OF CONNECTION NETWORKS)
BELL SYSTEM TECHNICAL JOURNAL (MAY 1962)

PETERSEN,B.S.

PETERSEN,B.S.(CUTOPOINT CELL FOR CELLULAR LOGIC)
(NOV 26,1963)

PETRITZ,R.L.

PETRITZ,R.L.(TECHNOLOGICAL FOUNDATIONS AND FUTURE DIRECTIONS OF LARGE-SCALE INTEGRATED ELECTRONICS)AFIPS CONF PROC,VOL 29,PP65-87(1966)

PETSCHAUER,R.J.

PETSCHAUER,R.J.,KUKUK,H.S.(BATCH FABRICATION OF MAGNETIC COMPUTER MEMORIES.)PROC OF NAT SYMP ON IMPACT OF BATCH FAB ON FUT COMP. (1965)

PLISCH,D.C.

PLISCH,D.C. ET AL.(THE NUMBER OF EQUIVALENCE CLASSES OF FUNCTIONS REALIZABLE BY TRIBUTARY NETWORKS.)RECEIVED AUG.16,1965.

POAGE,J.F.

POAGE,J.F.(MEMORY AND CYCLING IN BILATERAL ITERATIVE NETWORKS)TECH REP NO. 7,PRINCETON UNIV DIGITAL SYSTEMS LAB, (MAY 1961)

PRANGISHVILI,I.V.

PRANGISHVILI,I.V.,ET AL.(MICROELECTRONICS AND MONOLITHIC CIRCUITS FOR CONSTRUCTION OF LOGICAL AND COMPUTING EQUIPMENT.)MOSKVA (1967)

PRANGISHVILI,I.V.ET AL.(HOMOGENEOUS MICROELECTRONIC STRUCTURES AND NEW PRINCIPLES FOR THE MANUFACTURE OF LOGIC AND SEQUENTIAL ARRANGEMENTS)

RICE,R.

RICE,R.(LSI PROBLEMS AND PAYOFF IN PERIPHERAL EQUIPMENT FOR TIMESHARING)COMPUTER GROUP NEWS,VOL.1,N6,P15 (MAY 1967)

RICE,R.(INTEGRATEDS,THE PREDICTABLE EFFECTS ON ENGINEERING) PROC OF TH NAT SYMP ON THE IMPACT OF BATCH FAB ON FUT COMP,PP-237-253 (1965)

RICE,R.,ET AL.(PROMISING AVENUES FOR COMPUTER RESEARCH)A PANEL DISCUSSION.AFIPS CONF PROC,VOL 27,PART 2,PP 85-100. (1965)

ROCHESTER,N.

ROCHESTER,N.,J.H.HOLLAND,L.H.HAIBT,W.L.DUDA(TESTS ON A CELL ASSEMBLY THEO OF ACTION OF BRAIN,USING COMPUTER)IRETIT-2,P80-93(SEPT 1956)

ROOK,L.W.

SIMMONS,G.J.,L.W.ROOK(A DESCRIPTION OF THE COMPUTER ORGANIZATION IMPOSED BY LARGE ITERATIVE SYSTEMS)PNSI8FFC,IEEE PUB 16C1,P191-196 (AP 65)

ROSIN,R.F.

ROSIN,R.F.(AN ORGANIZATION OF AN ASSOCIATIVE CRYOGENIC COMPUTER)SPRING JCC,AFIPS, VOL 21, P203-212 (MAY 1962)

ROY,S.R.

MC CORMICK,B.H.,S.R.ROY,K.C.SMITH,S.YAMADA(ILLIAC III-A PROCESSOR OF VISUAL INFORMATION)PROC OF IFIPC, 1965

RUTZ,R.F.

RUTZ,R.F.(TWO-COLLECTOR TRANSISTOR FOR BINARY FULL ADDITION) IBM JOUR.,PP212-222. (JULY 1957)

SACK,E.A.

SACK,E.A.,R.C.LYMAN(EVOLUTION OF THE CONCEPT OF A COMPUTER ON A SLICE) PROC IEEE, V52, N12, P1713-1720 (DECEMBER 1964)

SALTON,G.A.

LAWLER,E.L.,SALTON,G.A.(THE USE OF PARENTHESIS-FREE NOTATION FOR THE AUTOMATIC DESIGN OF SWITCHING CIRCUITS)IRE TEC,PP342-352(SEPT 1960)

SANDER,W.B.

VADASZ,L.,NEVALA,R.ET.AL.(A SYSTEMATIC ENGINEERING APPROACH TO COMPLEX ARRAYS)ISSCC,FEB.1966,SESSION XI,PP120-121.

SANDER,W.B.(THE SYSTEM,SEMICONDUCTOR INTERFACE WITH COMPLEX INTEGRATED CIRCUITS)AFIPS CONF PROC,VOL 29,PP 105-110. (1966)

SCARLOTT,C.A.

SCARLOTT,C.A.(PLANNING FOR THE NEXT STAGE OF ELECTRONIC MINIMIZATION) STANFORD RESEARCH INSTITUTE JOURNAL, NO 1, P14-15 (1964)

SCHISCHA,E.

NOTZ,W.A.,ET AL.(BENEFITTING THE SYSTEM DESIGNER.) PP130-141, SPECIAL REPORT,LARGE SCALE INTEGRATION,ELECTRONICS. (FEB.20,1967)

SCIDMORE,A.K.

PLISCH,D.C. ET AL.(THE NUMBER OF EQUIVALENCE CLASSES OF FUNCTIONS REALIZABLE BY TRIBUTARY NETWORKS.)RECEIVED AUG.16,1965.

SCOTT,J.B.

HSIAO,M.Y.,SCOTT,J.B.(A MAP METHOD OF OBTAINING A BOOLEAN FUNCTION IN EXCLUSIVE-OR FORM.)UNPUBLISHED MANUSCRIPT FROM UNIV. OF FLORIDA.

SCRUPSKI,S.

SCRUPSKI,S.(LSI IN PRACTICE)THE ELECTRONIC ENGINEER,

P-23, OCTOBER 1966.

SEEDS, R.

VADASZ, L., NEVALA, R. ET. AL. (A SYSTEMATIC ENGINEERING APPROACH TO COMPLEX ARRAYS) ISSCC, FEB. 1966, SESSION XI, PP120-121.

SEKELY, N.E.

DITRICK, N.H., M.M. MITCHELL, N.E. SEKELY (INTEGRATED DIRECT-COUPLED UNIPOLAR TRANS LOG ELMNT) FIN REPT, CONTR AF19(628)-428, AFCRL REPT63-525(OC63)

SETHARES, G.

SETHARES, G., (CLOSED SETS OF BOOLEAN FUNCTIONS AND THE RELIABILITY PROBLEM FOR POLYFUNCTIONAL NETS) IEEE TEC VOL EC-5, N1, P 15-117 (FEB. 66)

SHAFFER, D.H.

BALL, J.R., R.C. BOLLINGER, T.A. JEEVES, R.C. MC REYNOLDS, D.H. SHAFFER (ON THE USE OF THE SOLOMON PARALLEL PROCESSING COMPUTER) PFJCC, P137-146 (1962)

SHORT, R.A.

ELSPAS, B., R.A. SHORT (A BOUND ON THE RUN MEASURE OF SWITCHING FUNCTIONS) IEEE TEC-13 N1, P1-4 (FEBRUARY 1964)

MINNICK, R.C., R.A. SHORT (CELLULAR LINEAR-INPUT LOGIC) FIN RPT, SRI PROJ. 4111, AFCRL AF19(628)-498, AFCRL 64-6, DDC AD433 802 (FEB. 1964)

SHORT, R.A. (TWO-RAIL CELLULAR CASCADES) PROC 1965 FALL JOINT COMPUTER CONFERENCE, AFIPS VOL 27, PART1, P355-369 (1965)

MINNICK, R.C., SHORT, R.A., ET. AL. (CELLULAR ARRAYS FOR LOGIC AND STORAGE) FIN RPT, SRI PROJ4122, AFCRL AF19(628)-4233, AFCRL66-613 (APRIL 1966)

ELPAS, B., GOLDBERG, J., ET. AL. (INVESTIGATION OF PROPAGATION-LIMITED COMPUTER NETWORKS) FIN RPT, PHASE2, PROJ4641, AFCRL AF19(628)-2902 (MAY 1965)

GOLDBERG, J., SHORT, R.A. (ANTIPARALLEL CONTROL LOGIC) IEEE TEC VOL EC-14, NO.3, JUNE 1965. P383-393.

SIDNAM, R.D.

LEVY, S.Y., LINHARDT, R.J., MILLER, H.S., SIDNAM, R.D. (SYSTEM UTILIZATION OF LARGE SCALE INTEGRATION)

SIMMINS, G.J.

SIMMONS, G.J., L.W. ROOK (A DESCRIPTION OF THE COMPUTER ORGANIZATION IMPOSED BY LARGE ITERATIVE SYSTEMS) PNSIBFFC, IEEE PUB 16C1, P191-196 (AP 65)

SKIKO, E.J.

LOW, P.R., J.A.O. CONNELL, E.J. SKIKO (AN EL-PC DEVICE TO IMPLEMENT FLOW-TABLE LOG FOR VAR PAT RECOG) DIGEST SOLID ST CIR CONF, P34-35 (1961)

SKLANSKY, J.

SKLANSKY, J. (GENERAL SYNTHESIS OF TRIBUTARY SWITCHING NETWORKS) IEEE

12, N5, P464-469 (OCTOBER 1963)

SKLANSKY, J., A. J. KORENJAK, H. S. STONE (CANONICAL TRIBUTARY NETWORKS)
IEEETEC-14, N 6, P961-963 (DECEMBER 1965)

SLITER, J. A.

DUNHAM, B., MIDDLETON, ET AL. (THE MULTIPURPOSE BIAS DEVICE, PART 2, THE
EFFICIENCY OF LOGICAL ELEMENTS) I. B. M. JOURNAL, JANUARY 1959.

SLOTNICK, D. L.

SLOTNICK, D. L., W. C. BORCK, R. C. MC REYNOLDS (THE SOLOMON COMPUTER) PROC
FJCC, P97-107 (1962)

SLOTNICK, D. L., W. C. BORCK, R. C. MC REYNOLDS (THE SOLOMON COMPUTER--A
PRELIMINARY REPORT) WORKSHOP ON COMP ORGANIZ, P66-92 (SPARTAN WASH, 1963)

SMITH, J. L.

NOTZ, W. A., ET AL. (BENEFITTING THE SYSTEM DESIGNER.) PP130-141,
SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)

SMITH, K. C.

MC CORMICK, B. H., S. R. ROY, K. C. SMITH, S. YAMADA (ILLIAC III-A PROCESSOR OF
VISUAL INFORMATION) PROC OF IFIPC, 1965

SMITH, M. G.

FUBINI, E. G., SMITH, M. G. (LIMITATIONS IN SOLID-STATE TECHNOLOGY) IEEE
SPECTRUM, PP55-59 (MAY 1967)

NOTZ, W. A., ET AL. (BENEFITTING THE SYSTEM DESIGNER.) PP130-141,
SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)

SMITH, M. G. (SYSTEMS CONSIDERATIONS FOR LARGE SCALE INTEGRATION)
TECHNICAL PAPER, WESCON 1966.

SPANDORFER, L. M.

SPANDORFER, L. M., J. V. MURPHY (SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF
INTEGRATED CIRCUITS) SCI RPT NO. 1 UNIVAC 4645, CONTR AF19(628)2907(063)

SPANDORFER, L. M., J. V. MURPHY (SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF
INTEGRATED CIRCUITS) SCI RPT NO. 2 UNIVAC 4645, CONTR AF19(628)2907(064)

SPANDORFER, L. M., A. B. TONIK (PLANAR INTERCONNECT LOGIC) PROC OF SYMP ON
MICROELECTR AND LARGE SYS, (SPARTAN BOOKS, WASH, D. C. 1965)

SPANDORFER, L. M. (SYNTHESIS OF LOGIC FUNCTIONS ON AN ARRAY OF INTEGRATED
CIRCUITS) FIN RPT, UNIVAC PROJ 4645, AFCRL-66-298 (NOVEMBER 1965)

SPANDORFER, L. M. (LOGIC PARTITIONING IN L. S. I.) COMPUTER GROUP NEWS,
VOL. 1, N6, P16 (MAY 1967)

SPANDORFER, L. M., MURPHY, J. V., ET AL (SINGLE-LAYER LOGIC) PROC OF NATL SYMP
ON THE IMPACT OF BATCH FAB ON FUTURE COMPTRS, PP226-236, 1965.

SPANDORFER, L. M. (TOPOLOGICAL ASPECTS OF MICROCIRCUIT MATRIX

INTERCONNECTIONS.) NAECON (1964)

SPRAGUE ELECTRIC CO.

SPRAGUE ELECTRIC CO. (MICROELECTRONICS-INTEGRATED CIRCUITRY) SPRAGUE
ELECTRIC CO. ANNUAL REPORT (1962)

SQUIRE, J.S.

GARNER, H.L., J.S. SQUIRE (ITERATIVE CIRCUIT COMPUTERS) PROC OF 1962
WORKSHOP ON COMPUTER ORGANIZ, P156-181 (SPARTAN, WASH., D.C. 1963)

SQUIRE, J.S. (PROGRAMMING AND DESIGN CONSIDERATIONS OF A HIGHLY PARALLEL
COMPUTER) SJCC, AFIPS, V23, P395-400 (SPARTAN 1963)

STAFFORD, R.A.

HAWKINS, J.K., ET AL. (IMAGE COMPUTER SYSTEMS ANALYSIS AND TIMING.) PHILCO
RESEARCH LAB PUB U-2270 (SEPT. 16, 1963)

STANLEY, G.L.

LENDARIS, G.G., G.L. STANLEY (ON THE STRUCTURE-DEPENDENT PROPERTIES OF
ADAPTIVE LOG NET) GM DEF RES LABS, STA BRBRA, CALIF, TR63-219 (JULY 63)

STEEL, T.

RICE, R., ET AL. (PROMISING AVENUES FOR COMPUTER RESEARCH) A PANEL
DISCUSSION. AFIPS CONF PROC, VOL 27, PART 2, PP 85-100. (1965)

STEINBERG, L.

DUNNING, M., B. KOLMAN, L. STEINBERG (RELIABILITY AND FAULT-MASKING IN N-VAR
NOR TREES) SCI REPT 1, CONTR AF19(628)-4051, PROJ 4641, AFCRL 65-295 (AP 65)

STEWART, R.M.

STEWART, R.M. (NOTES ON THE STRUCTURE OF LOGIC NETS) PROC IRE (CORRES-
PONDENCE) VOL 49, N8, P1322-1323 (AUGUST 1961)

STEWART, R.M. (THEORY OF STRUCTURALLY HOMOGENEOUS LOGIC NETS) BIOLOGICAL
PROTOTYPES AND SCIENTIFIC SYSTEMS, V1, P370-380 (1962)

STEWART, R.M. (ADAPTABLE CELLULAR NETS) PROGRESS IN BIOCYBERNETICS
VOL 1, P96-105 (1964)

STEWART, R.M. (DESIGN FOR A STRUCTURALLY-HOMOGENEOUS PERIPHERAL-ACCESS
FUNCTIONALLY-UNIVERSAL ELECTROCHEMICAL MACHINE) RES MEMO 25, SP GEN (JU65)

STEWART, R.M. (ADAPTIVE BATCH-FABRICATION OF ELECTROCHEMICAL PATTERN
RECOGNITION EQUIPMENT, A PROGRAM FOR RESEARCH.)

STONE, H.S.

SKLANSKY, J., A.J. KORENJAK, H.S. STONE (CANONICAL TRIBUTARY NETWORKS)
IEETEC-14, N 6, P961-963 (DECEMBER 1965)

STONE, H.S. (ON NUMBER OF EQUIVALENCE CLASSES OF FUNCTIONS REALIZABLE
BY CELLULAR CASCADES) PCIBFFC, IFFE PUB 16C1, P81-87 (APRIL 1965)

STONE, H.S., A.J. KORENJAK (CANONICAL FORM AND SYNTHESIS OF CELLULAR

CASCADES) IEEETEC-14, N6, P852-862 (DECEMBER 1965)

MINNICK, R.C., SHORT, R.A., ET AL. (CELLULAR ARRAYS FOR LOGIC AND STORAGE) FIN RPT, SRI PROJ4122, AFCRL AF19(628)-4233, AFCRL66-613 (APRIL 1966)

ELPAS, B., GOLDBERG, J., ET AL. (INVESTIGATION OF PROPAGATION-LIMITED COMPUTER NETWORKS) FIN RPT, PHASE 2, PROJ4641, AFCRL AF19(628)-2902 (MAY 1965)

THOMAS, E.

THOMAS, E., CALLAN, J.D. (SLOW, BUT SMALL, MAY WIN THE RACE.) PP166-168, SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)

THOMAS, P.R.

THOMAS, P.R. (ONE WAFER-ONE LOGIC ARRAY) ELECTRONIC DESIGN, PP66-69. (MARCH 15, 1965)

TIPPETT, J.T.

TIPPETT, J.T. (OPTICAL COMPUTING RESEARCH AND THE IMPACT OF BATCH FABRICATION.) PROC OF NAT SYMP ON IMP OF BATCH FAB ON FUT COMP (1965)

TONIK, A.B.

SPANDORFER, L.M., A.B. TONIK (PLANAR INTERCONNECT LOGIC) PROC OF SYMP ON MICROELECTR AND LARGE SYS, (SPARTAN BOOKS, WASH, D.C. 1965)

SPANDORFER, L.M., MURPHY, J.V., ET AL (SINGLE-LAYER LOGIC) PROC OF NATL SYMP ON THE IMACT OF BATCH FAB ON FUTURE COMPTRS, PP226-236, 1965.

TRIEBWASSER, S.

TRIEBWASSER, S. (PROGRAMMABLE INTERCONNECTION TECHNIQUE) ISSCC, FEB. 1966, SESSION XI, DIGITAL APPLICATIONS OF FIELD-EFFECT TRANSISTORS. P124-125.

TROTTER, D.

FARINA, D.E., TROTTER, D. (MOS INTEGRATED CIRCUITS SAVE SPACE AND MONEY) ELECTRONICS, PP 84-95. (OCTOBER 4, 1965)

TURNER, J.

YOELI, M., TURNER, J. (DECOMPOSITIONS OF GROUP FUNCTIONS WITH APPLICATIONS TO TWO-RAIL CASCADES) AFCRL-66-472, REPORT 2, SRI (NOVEMBER 1966)

UBER, E.F.

UBER, E.F., R.J. DOMENICO (A UNIVERSAL LOGIC FUNCTION WAFER) LOCKHEED MICROSYSTEMS ELECTRONICS REPORT 6-90-64-8 (1964)

UNCAPHER, K.

RICE, R., ET AL. (PROMISING AVENUES FOR COMPUTER RESEARCH) A PANEL DISCUSSION. AFIPS CONF PROC, VOL 27, PART 2, PP 85-100. (1965)

UNGER, S.H.

UNGER, S.H. (A COMPUTER ORIENTED TOWARD SPATIAL PROBLEMS) PROC IRE VOL 46, N 10, P1744-1750 (OCTOBER 1958)

- UNGER, S.H. (PATTERN DETECTION AND RECOGNITION) PROC IRF, VOL 47, NO 10, P1727-1752 (OCTOBER 1959)
- UNGER, S.H. (PATTERN RECOGNITION USING TWO-DIMENSIONAL, BILATERAL, ITERATIVE, COMBINATIONAL SWITCHING CIRCUITS) PSMTA, MRI SYM, VOL XII, P577-91 (1963)
- URBANO, R.H.
- URBANO, R.H. (ON THE CONVERGENCE AND ULTIMATE RELIABILITY OF ITERATED NEURAL NETS) IEEETEC-13, P204-225 (JUNE 1964)
- URBANO, R.H. (MATRIX CRITERION FOR ARBITRARY RELIABILITY IN ITERATED NEURAL NETS) IEEETEC-14, (SHORT NOTES) P627-629 (AUGUST 1965)
- URBANO, R.H. SOME NEW RESULTS ON THE CONVERGENCE, OSCILLATION, AND RELIABILITY OF POLYFUNCTIONAL NETS (IEEETEC-14, P769-781 (DECEMBER 1965)
- VADASZ, L.
- VADASZ, L., NEVALA, R. ET AL. (A SYSTEMATIC ENGINEERING APPROACH TO COMPLEX ARRAYS) ISSCC, FEB. 1966, SESSION XI, PP120-121.
- VADASZ, L. (THE MICROMATRIX APPROACH TO MOS COMPLEX ARRAYS) TECHNICAL PAPER, WESCON 1966.
- WAITE, W.M.
- WAITE, W.M. (AN EFFICIENT PROCEDURE FOR THE GENERATION OF CLOSED SUBSETS COMM. OF THE ACM, VOL 10, N 3, PP169-171. (MARCH 1967)
- WALKER, R.M.
- MARVIN, C.E., WALKER, R.M. (CUSTOMIZING BY INTERCONNECTION.) PP157-164, SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)
- WALLMARK, J.T.
- WALLMARK, J.T., MARCUS, S.M. (MINIMUM SIZE AND MAXIMUM PACKING DENSITY OF NONREDUNDANT SEMICONDUCTOR DEVICES.) IRE PROC., PP286-298. (MARCH 1962)
- WARD, R.L.
- MINNICK, R.C., WARD, R.L. (SOME CONSIDERATIONS OF LSI AND CELLULAR LOGIC FOR FUTURE DIGITAL SYSTEMS) UNPUBLISHED MANUSCRIPT (1967)
- WARD, R.L., HOLTEY, T.O. (THE MAINTAINABILITY FACTOR IN SYSTEM DESIGN) IEEE COMPUTER GROUP NEWS, VOL 1, N 5. (MARCH 1967)
- WARNER, R.M. JR.
- WARNER, R.M. JR. (COMPARING MOS AND RIPOLAR INTEGRATED CIRCUITS) IEEE SPECTRUM, PP50-58 (JUNE 1967)
- WATSON, R.W.
- WATSON, R.W., HASTINGS, C.W. (SELF-CHECKED COMPUTATION USING RESIDUE ARITHMETIC.) IEEE PROC., VOL 54, N12, PP1920-1931. (DEC. 1966)
- WEBER, S.

WEBER, S. (LSI, THE TECHNOLOGIES CONVERGE.) PP124-129,
SPECIAL REPORT, LARGE SCALE INTEGRATION, ELECTRONICS. (FEB. 20, 1967)

WELTZIEN, J. W.

DUNHAM, B., MIDDLETON, ET AL. (THE MULTIPURPOSE BIAS DEVICE, PART 2, THE
EFFICIENCY OF LOGICAL ELEMENTS) I. B. M. JOURNAL, JANUARY 1959.

WHITE, S. A.

LOWELL, A. C. ET AL. (A NEW DIMENSION IN MICROELECTRONIC SYSTEMS)
TECHNICAL PAPER, WESCON 1966.

WINDER, R. O.

AMAREL, S., G. COCKE, R. O. WINDER (MAJORITY GATE NETWORKS) IEEE TEC-13, N1, P4-
13 (FEBRUARY 1964)

LEVY, S. Y., R. O. WINDER, T. H. MOTT, JR. (A NOTE ON TRIBUTARY SWITCHING NET-
WORKS) IEEE TEC-13, N2, P148-151 (APRIL 1964)

WORKSHOP

WORKSHOP (THE DEVELOPEMENT OF NEW COMPUTER ORGANIZATIONS) SPONSORED BY
ROME AIR DEV CENT, HUGHES AIRCRAFT CO AND WCTC OF IEEE. (JUNE 27-29, 1967)

YAMADA, S.

MC CORMICK, B. H., S. R. ROY, K. C. SMITH, S. YAMADA (ILLIAC III-A PROCESSOR OF
VISUAL INFORMATION) PROC OF IFIPC, 1965

YANG, C. C.

YANG, C. C., YAU, S. S. (A CUTPOINT CELLULAR ASSOCIATIVE MEMORY)
IEEE TEC EC-15, NO-4, PP522-534 (AUG. 1966)

YANG, C. C., YAU, S. S. (A NONBULK ADDITION TECHNIQUE FOR ASSOCIATIVE
PROCESSORS)

YAU, S. S., YANG, C. C. (PATTERN RECOGNITION BY USING AN ASSOCIATIVE
MEMORY)

YAU, S. S., YANG, C. C. (A CRYOGENIC ASSOCIATIVE MEMORY SYSTEM FOR INFORMA-
TION RETRIEVAL) PROC OF THE NAT ELECT CONF, VOL 22, 1966.

YAU, S. S.

YANG, C. C., YAU, S. S. (A CUTPOINT CELLULAR ASSOCIATIVE MEMORY)
IEEE TEC EC-15, NO-4, PP522-534 (AUG. 1966)

YANG, C. C., YAU, S. S. (A NONBULK ADDITION TECHNIQUE FOR ASSOCIATIVE
PROCESSORS)

YAU, S. S., YANG, C. C. (PATTERN RECOGNITION BY USING AN ASSOCIATIVE
MEMORY)

YAU, S. S., YANG, C. C. (A CRYOGENIC ASSOCIATIVE MEMORY SYSTEM FOR INFORM
ATION RETRIEVAL) PROC OF THE NAT ELECT CONF, VOL 22, 1966.

YEVREINOV, E. U.

YEVREINOV, E.U., Y.G. KOSAREV (HIGH EFFICIENCY COMPUTING SYSTEMS)
ENGINEERING CYBERNETICS, NO 4, P1-19 (1963)

YOELI, M.

YOELI, M. (A GROUP-THEORETICAL APPROACH TO TWO-RAIL CASCADES) IEEE TEC-14,
N 6, P815-822 (DECEMBER 1965)

MINNICK, R.C., SHORT, R.A., ET AL. (CELLULAR ARRAYS FOR LOGIC AND STORAGE)
FIN RPT, SRI PROJ 4122, AFCRL AF19(628)-4233, AFCRL 66-613 (APRIL 1966)

YOELI, M. (TERNARY CELLULAR CASCADES) EE PUBLICATION NO. 64, ISRAEL
INSTITUTE OF TECHNOLOGY (FEBRUARY 1967)

YOELI, M., TURNER, J. (DECOMPOSITIONS OF GROUP FUNCTIONS WITH APPLICATIONS
TO TWO-RAIL CASCADES) AFCRL-66-472, REPORT 2, SRI (NOVEMBER 1966)

ZSCHIRNT, H.H.

ZSCHIRNT, H.H. (MISCELLANEOUS NOTES ON CELLULAR LOGIC STRUCTURES AND
THEIR SYNTHESIS IN EIGHT-NEIGHBOR NETS) UNPUBLISHED MEMORANDUM (1966)