

Fig. 3. Transfer characteristics of a 150-nm gate BRIDGE FET (a) and engineered transfer characteristics with negligible $g_{m''}$ (second derivative of g_m) peaks realized in a BRIDGE FET consisting of three channel widths (b).

therefore, good pinch-off characteristics and small output conductance (g_d) (Fig 2(a)). Deliberate elimination of a top-contact gate reduces the density of trapped electrons at a high field region near the surface and alleviates capacitive coupling between the trapped electrons and the 2DEG. The pulsed I-V measurement confirmed a large reduction of knee current collapse: only 7% at a quiescent drain voltage of 50V (Fig. 2(b)). One of the key linearity enhancing attributes of the BRIDGE FET is the gradual transfer characteristics due to its MESFET-like device operation. In conventional top gated HEMTs, g_m peaks at about 20-30% of the maximum drain current and decreases with increasing the gate bias (V_{gs}), which is due to a reduction of the electron velocity caused by n_s modulation [2]. The abrupt reduction of g_m near threshold voltage (V_{th}) is inherent to the vertical gate electric field in parallel to the direction of the 2DEG confinement in the channel. On the other hand, the gradual pinch off characteristics of the BRIDGE FET result in a greatly reduced the first and the second g_m derivatives ($g_{m'}$, $g_{m''}$) (Fig. 3(a)). The V_{th} of the BRIDGE FET can be precisely controlled by the channel width (W_{ch}), which allows for engineering a g_m profile by superposing three different W_{ch} 's to cancel $g_{m''}$ peaks for improved large signal linearity performance (Fig. 3(b)).

RF performance of the BRIDGE FETs was improved through reduction of parasitic resistances and capacitances. A 180-nm-gate BRIDGE FET demonstrated a maximum oscillation frequency (f_{max}) of 250 GHz at 25V (Fig 4(a)). Soft gain compression is a known problem with GaN HEMT amplifiers and a significant cause of nonlinearity. To realize constant large signal gain over a wider range of input power, a uniform small-signal gain along the load line is desired. Figure 4(b) shows a contour plot of maximum stable gain (MSG) measured at 30 GHz for a BRIDGE FET. Owing to its unique g_m profile, low V_{knee} , and small g_d in combination with the reduction of the reduced gate-drain capacitance (C_{gd}) at higher V_{ds} , the BRIDGE FET exhibits almost constant MSG along the load line over a wide V_{ds} range.

The buried gate structure of the BRIDGE FET allows for simultaneous modulation of stacked 2DEG channels, enabling proportional power scaling with the net 2DEG density. Figure 5 illustrates electrical properties of AlGaIn/GaN and AlN/GaN epitaxial structures consisting of a single and multiple 2DEG channel(s). A maximum net 2DEG density of 5.2×10^{13} cm⁻²




Fig. 4. RF characteristics and MSG contour of a 180-nm-gate BRIDGE FET.




Fig. 5. Electrical properties of multiple 2DEG channel AlGaIn/GaN and AlN/GaN epitaxial structures.




Fig. 6. Simulated temperature profiles for conventional 2-finger gate and MiDAS device architectures at a dissipated power density of 20 W/mm.

with a high electron mobility of >1600 cm²/V·s has been obtained in a 16-channel AlGaIn/GaN epitaxial structure.

With increasing transistor's power density, a total available power from a PA cell is eventually limited by self-heating. To mitigate the limitation, we introduced a micro-scale device array (MiDAS) concept to minimize the peak junction temperature (T_j) during large signal operation (Fig. 1(b)). Thermal simulation demonstrated greatly reduced peak T_j in MiDAS device as compared to the conventional device with two gate fingers (Fig. 6).

In this presentation, current status of our development of multi-2DEG channel BRIDGE FETs will be discussed.

Distribution Statement A. Approved for Public Release: Distribution Unlimited. (DSTAR Case 30720). This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA). The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies

of the Department of Defense or the U.S. Government.

REFERENCES

- [1] K. Shinohara *et al.*, IEEE EDL, vol. 39, no. 3, p. 417, 2018.
- [2] T. Fang *et al.*, IEEE EDL, vol. 33, no. 5, p. 709, 2012.