Development of a Memristive Dynamic Adaptive Neural Network Array (MRDANNA)

Abstract

The objective of this effort was to build affordable, manufacturable, low power, dynamic neuromorphic computing platform for handling spiky, highly variable information/data, as well as develop a low-power, hybrid memristor/CMOS neuron / synapse implementation for implementation of a hardware-based dynamic neural network array. The approach was to leverage hybrid CMOS/memristor encryption project to design, fabricate, and test memristor/CMOS neurons / synapses, and integrate them with existing FPGA implementations for full-scale dynamic neural network array demonstration. In addition, to make a module design kit library available for other circuits and architectures, thus making advancements in this effort useful to future designs that utilize hybrid CMOS/memristor technologies.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Jul 19, 2019
Accession Number
AD1076921

Entities

People

  • Nathaniel C Cady

Tags

Communities of Interest

  • Advanced Electronics

DTIC Thesaurus Topics

  • Accuracy
  • Air Force
  • Artificial Neural Networks
  • Character Recognition
  • Computer Programming
  • Computer Programs
  • Computers
  • Computing Devices
  • Engineering
  • Fabrication
  • Field Effect Transistors
  • Information Science
  • Measurement
  • Memristors
  • Monte Carlo Method
  • Neural Networks
  • Patent Applications
  • Patents
  • Physical Vapor Deposition
  • Platforms
  • Reservoir Computing
  • Semiconductors
  • Simulations
  • Standards
  • Supervised Machine Learning
  • Test And Evaluation

Readers

  • Integrated Circuit Design and Technology.
  • Neural Network Machine Learning.

Technology Areas

  • AI & ML
  • AI & ML - Neural Networks