

ARL-TR-9147 • Feb 2021



# Gallium Nitride (GaN) RF Challenge: Broadband Power Amplifiers in BAE 0.18- $\mu\text{m}$ GaN Technology

by John E Penn

Approved for public release: distribution unlimited.

## **NOTICES**

### **Disclaimers**

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer's or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.



# **Gallium Nitride (GaN) RF Challenge: Broadband Power Amplifiers in BAE 0.18- $\mu$ m GaN Technology**

**John E Penn**

*Sensors and Electron Devices Directorate, DEVCOM Army Research Laboratory*

**REPORT DOCUMENTATION PAGE**

*Form Approved*  
OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden, to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.

**PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.**

<b>1. REPORT DATE (DD-MM-YYYY)</b> February 2021		<b>2. REPORT TYPE</b> Technical report		<b>3. DATES COVERED (From - To)</b> May–Nov 2020	
<b>4. TITLE AND SUBTITLE</b> Gallium Nitride (GaN) RF Challenge: Broadband Power Amplifiers in BAE 0.18-µm GaN Technology				<b>5a. CONTRACT NUMBER</b>	
				<b>5b. GRANT NUMBER</b>	
				<b>5c. PROGRAM ELEMENT NUMBER</b>	
<b>6. AUTHOR(S)</b> John E Penn				<b>5d. PROJECT NUMBER</b>	
				<b>5e. TASK NUMBER</b>	
				<b>5f. WORK UNIT NUMBER</b>	
<b>7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)</b> DEVCOM Army Research Laboratory ATTN: FCDD-RLS-ER 2800 Powder Mill Rd Adelphi, MD 20783				<b>8. PERFORMING ORGANIZATION REPORT NUMBER</b>  ARL-TR-9147	
<b>9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)</b>				<b>10. SPONSOR/MONITOR'S ACRONYM(S)</b>	
				<b>11. SPONSOR/MONITOR'S REPORT NUMBER(S)</b>	
<b>12. DISTRIBUTION/AVAILABILITY STATEMENT</b> Approved for public release: distribution unlimited.					
<b>13. SUPPLEMENTARY NOTES</b> ORCID ID: John E Penn, 0000-0001-7535-0388					
<b>14. ABSTRACT</b> The DOD Gallium Nitride (GaN) RF Challenge is enabling development and fabrication of the best concepts for high-performance efficient broadband Monolithic Microwave Integrated Circuits related to 5G expansion and critical electronic-warfare needs. The circuits documented in this report represent some of the US Army Combat Capabilities Development Command Army Research Laboratory's designs as part of the DOD Design Team for BAE Systems' 0.18-µm GaN multiproject wafer fabrication. When these fabricated designs are returned in 2021, they will be tested, evaluated, and documented in future technical reports.					
<b>15. SUBJECT TERMS</b> MMIC, monolithic microwave integrated circuit, RF, microwave, GaN, gallium nitride, power					
<b>16. SECURITY CLASSIFICATION OF:</b>			<b>17. LIMITATION OF ABSTRACT</b>  UU	<b>18. NUMBER OF PAGES</b>  46	<b>19a. NAME OF RESPONSIBLE PERSON</b> John E Penn
<b>a. REPORT</b> Unclassified	<b>b. ABSTRACT</b> Unclassified	<b>c. THIS PAGE</b> Unclassified			<b>19b. TELEPHONE NUMBER (Include area code)</b> (301) 394-0423

## Contents

---

List of Figures	iv
Acknowledgments	vi
1. Introduction	1
2. Design Submissions in BAE 0.18- $\mu\text{m}$ GaN	1
3. Broadband Distributed Amplifier Design	3
4. Compact Broadband Amplifier Designs	5
5. Broadband 12–24-GHz 2-W Power Amplifier (PA)	12
6. Broadband 6–12-GHz 2-W PA	21
7. Transmit/Receive (TR) Switch	26
8. Ka-Band Mixer	30
9. Ka-Band Frequency Doubler	31
10. Conclusions	36
List of Symbols, Abbreviations, and Acronyms	37
Distribution List	38

## List of Figures

---

Fig. 1	Layout of CHIP1's 9- × 6-mm die (various circuits and test structures) .....	2
Fig. 2	Layout of CHIP2's 9- × 6-mm die (extremely broadband transmitter) .....	2
Fig. 3	Schematic of ideal lossless distributed amplifier with five stages (HEMTs) .....	3
Fig. 4	S-parameter simulation of ideal (dash) vs. MMIC (solid) distributed amplifier .....	4
Fig. 5	Final layout of MMIC (solid) distributed amplifier (input gate, bottom left; output drain, upper right) .....	4
Fig. 6	Schematic of MMIC broadband 4- × 75-μm feedback amplifier .....	5
Fig. 7	Compact layout of MMIC broadband 4- × 75-μm feedback amplifier .....	6
Fig. 8	S-parameters of MMIC broadband 4- × 75-μm (solid) and 4- × 100-μm (dot-dash) feedback amplifiers .....	7
Fig. 9	Compact layout of MMIC broadband 4- × 120-μm feedback amplifier .....	7
Fig. 10	S-parameters of MMIC broadband 4- × 75-μm (solid) and 4- × 120-μm (dot-dash) feedback amplifiers .....	8
Fig. 11	Preliminary layout (left) for 4- × 50-μm amp and final DRC clean layout (right) of 2- × 100-μm amp .....	10
Fig. 12	S-parameters of MMIC broadband 4- × 50-μm (dot-dash) and 2- × 100-μm (solid) source feedback amps .....	11
Fig. 13	Layout of MMIC broadband 2- × 200-μm source-feedback amplifier .....	12
Fig. 14	S-parameters of MMIC broadband 2- × 200-μm source-feedback amplifier .....	12
Fig. 15	Load-pull schematic for 8- × 75-μm HEMT (2× the 4 × 75 μm) .....	13
Fig. 16	Load-pull contours for 8- × 75-μm HEMT (10 GHz) .....	14
Fig. 17	Load-pull contours for 8- × 75-μm HEMT (20 GHz) .....	15
Fig. 18	Ideal lossless-output Matches 1 and 2 for 8- × 83-μm HEMT (17 GHz) .....	16
Fig. 19	Lossless-output match (thin) vs. MMIC output-match layout (thick) .....	17
Fig. 20	Preliminary layout of MMIC output match 8 × 83 μm (17 GHz) .....	17
Fig. 21	Layout of MMIC input match 8 × 83 μm (17 GHz) .....	18
Fig. 22	S-parameter simulation of MMIC 8- × 83-μm 12–24-GHz PA (solid traces) .....	19
Fig. 23	Layout of one-stage 8- × 83-μm 12–24-GHz PA .....	19

Fig. 24	Output power (magenta) and PAE (blue) vs. input-power one-stage 8- × 83- $\mu\text{m}$ 12–24-GHz PA (20 V).....	20
Fig. 25	Output power (magenta) and PAE (blue) vs. input-power one-stage 8- × 83- $\mu\text{m}$ 12–24-GHz PA (24 V).....	21
Fig. 26	Lossless-output match (thin) vs. MMIC output-match layout (thick) for 6–12 GHz .....	22
Fig. 27	S-parameter simulation of MMIC 8- × 83- $\mu\text{m}$ 6–12-GHz PA (dot–dash traces).....	22
Fig. 28	Output power (magenta) and PAE (blue) vs. input-power one-stage 8- × 83- $\mu\text{m}$ 6–12-GHz PA (20 V).....	23
Fig. 29	Output power (magenta) and PAE (blue) vs. input-power one-stage 8- × 83- $\mu\text{m}$ 6–12-GHz PA (24 V).....	23
Fig. 30	Layout of one-stage 8- × 83- $\mu\text{m}$ 6–12-GHz PA .....	24
Fig. 31	S-parameter simulation of MMIC one- (dash) and two-stage (solid) 6– 12-GHz PAs .....	25
Fig. 32	Layout of MMIC two-stage 6–12-GHz PA .....	25
Fig. 33	S-parameter simulation of MMIC one- (solid) and two-stage (dash) 12–24-GHz PAs .....	26
Fig. 34	Layout of MMIC two-stage 12–24-GHz PA .....	26
Fig. 35	Simple schematic of switch model (On = 0, 1; size = HEMT in mm) 27	
Fig. 36	S-parameters of switch in On state .....	27
Fig. 37	S-parameters of switch in Off state.....	28
Fig. 38	Schematic of ideal SPDT TR switch .....	29
Fig. 39	Layout of TR switch .....	29
Fig. 40	S-parameter simulation of TR switch .....	30
Fig. 41	Layout of Ka-band diode mixer.....	30
Fig. 42	Simulation of Ka-band Lange coupler (part of diode mixer) .....	31
Fig. 43	Small-signal simulation of 25-GHz 2- × 100- $\mu\text{m}$ frequency doubler. 32	
Fig. 44	Final layout of single-stage 25-GHz 2- × 100- $\mu\text{m}$ frequency doubler 33	
Fig. 45	Nonlinear simulation of 2- × 100- $\mu\text{m}$ frequency doubler (25 GHz out—blue; 50 GHz out—magenta).....	33
Fig. 46	Final layout of fundamental cancelling 25-GHz 2- × 100- $\mu\text{m}$ frequency doubler (with balun).....	34
Fig. 47	Nonlinear simulation of fundamental cancelling 25-GHz 2- × 100- $\mu\text{m}$ frequency doubler (dot–dash) .....	35
Fig. 48	Time waveforms showing fundamental cancelling 25-GHz 2- × 100- $\mu\text{m}$ frequency doubler.....	35

## **Acknowledgments**

---

I would like to acknowledge and thank the US Army Combat Capabilities Development Command Army Research Laboratory team. These designs were a joint effort of Dr Ali Darwish, Sami Hawasli, and Khamsouk Kingkeo—who will be heavily involved in testing the designs when they come back from fabrication. Thanks to the Gallium Nitride (GaN) RF Challenge team and coordinators, especially to Dave Via of the US Air Force Research Laboratory and Dave Brown and Ed Gacek of BAE Systems, who helped us get the designs submitted and helped with many technical questions.

## **1. Introduction**

---

---


With the emergence of 5G wireless networks, DOD systems will have to operate in a crowded and contested environment. The DOD Gallium Nitride (GaN) RF Challenge is enabling development and fabrication of the best competed concepts for high-performance efficient broadband monolithic microwave integrated circuits (MMICs) related to the 5G expansion and critical electronic-warfare (EW) needs. Two different gallium nitride (GaN) foundries, BAE Systems and Qorvo, will fabricate the many competed circuit ideas as part of this effort. The circuits documented in the following sections are part of the DOD Design Teams' fabrication space on the BAE 0.18- $\mu\text{m}$  GaN multiproject wafer fabrication. The US Army Combat Capabilities Development Command Army Research Laboratory was also part of the DOD Design Teams for the Qorvo 0.15- $\mu\text{m}$  GaN multiproject wafer fabrication, and those designs are documented in other technical reports.

## **2. Design Submissions in BAE 0.18- $\mu\text{m}$ GaN**


---

---

The DEVCOM Army Research Laboratory design team of Ali Darwish, Sami Hawasli, and John Penn proposed an extremely broadband transmitter architecture that won acceptance for the GAN RF Challenge. Dr Darwish conceived the idea and Hawasli spearheaded the proposal, as well as the overall transmitter design. ARL was allowed two die sites of 9-  $\times$  6-mm size. The large die size allowed for a number of parallel subcircuit designs and demonstrations of a number of other design concepts. Figure 1 shows the layout of CHIP1, which includes a number of designs from Penn that will be documented in this technical report. A number of designs in CHIP1 are subcircuits from the full transmitter design by Hawasli in CHIP2. It will be easier to test and verify the subcircuits in parallel before testing the complex, full transmitter architecture. Figure 2 shows the layout of CHIP2, the full broadband transmitter design, which will be documented in other reports. Note that there are a few subcircuits and test high electron mobility transistors (HEMTs) included in available space in CHIP2, and one can see some of the subcircuits designed by Hawasli that are probe testable as individual circuits in CHIP1. Both die layouts (CHIP1 and CHIP2) will be fabricated and tested as part of a multiproject, BAE 0.18- $\mu\text{m}$  GaN prototype wafer fabrication. When the designs are returned sometime in 2021, they will be tested, evaluated, and documented.



**Fig. 1** Layout of CHIP1's 9- x 6-mm die (various circuits and test structures)



**Fig. 2** Layout of CHIP2's 9- x 6-mm die (extremely broadband transmitter)

### 3. Broadband Distributed Amplifier Design

Broadband amplifiers were needed for the novel transmitter architecture. Distributed amplifiers can achieve decades of bandwidth, so they were explored initially to determine what could be achieved using the BAE process. The basic concept of the distributed amplifier, or traveling wave amplifier, is the input RF signal propagates down a transmission line to a series of amplifiers that have a small amount of gain, but with very broadband gain. Each stage's output then propagates down a transmission line to an output that adds up the gain contributions of multiple broadband gain elements. Figure 3 shows a schematic of an ideal lossless distributed amplifier using five HEMTs, or five stages. Tradeoffs among bandwidth, gain, stability, noise figure, return loss, and DC power consumption can be made early in the design process before committing to a layout and performing design rule checks (DRCs) and other time-consuming tasks of design and verification. Lossless ideal elements are converted to lossy MMIC elements, and the physical design matches the ideal design as much as is feasible. Linear and nonlinear simulations are performed as well as Axiem electromagnetic simulations of the physical layout after correcting all DRC errors. Small signal simulations of the MMIC design versus the ideal design show good gain before rolling off above 30 GHz (see Fig. 4). A picture of the final layout of the distributed amplifier is shown in Fig. 5. DC bias can be supplied at the input (gate) and output (drain) using external bias tees. It should operate well over a range of DC biases, depending on the application requirements for DC power consumption, noise figure, RF output power, or dynamic range.




Fig. 3 Schematic of ideal lossless distributed amplifier with five stages (HEMTs)




Fig. 4 S-parameter simulation of ideal (dash) vs. MMIC (solid) distributed amplifier




Fig. 5 Final layout of MMIC (solid) distributed amplifier (input gate, bottom left; output drain, upper right)

## 4. Compact Broadband Amplifier Designs

Another approach to broadband amplifier designs that can be extremely compact uses feedback. A simple resistive feedback design was initially designed using various size HEMTs in the BAE library. Figure 6 shows a schematic of a  $4 \times 75\text{-}\mu\text{m}$  HEMT broadband amplifier, with its DRC clean layout shown in Fig. 7. There was a problem with the initial process design kit (PDK) for HEMTs with gate finger lengths less than  $100\text{ }\mu\text{m}$ , which was fixed over a couple of updates to the BAE PDK. There were still some issues after each update, but this is not unusual for an early version of a PDK that is being released to external customers/designers for the first time.






Fig. 6 Schematic of MMIC broadband  $4 \times 75\text{-}\mu\text{m}$  feedback amplifier




**Fig. 7 Compact layout of MMIC broadband  $4- \times 75\text{-}\mu\text{m}$  feedback amplifier**


Broadband s-parameter performance for the amplifier is shown in the s-parameter simulation of Fig. 8. Gain, stability, and return loss are mostly dominated by the HEMT characteristics and device size and by the feedback resistor value. The capacitor in the feedback needs to DC-block the drain and gate voltages and be large enough to pass the RF-resistive feedback of the amplifier. Another version of a DRC-correct layout of a  $4- \times 120\text{-}\mu\text{m}$  broadband amplifier is shown in Fig. 9. Note the longer gate fingers, though otherwise it looks very similar to the  $4- \times 75\text{-}\mu\text{m}$  compact design. An s-parameter simulation of the  $4- \times 120\text{-}\mu\text{m}$  broadband amplifier versus the  $4- \times 75\text{-}\mu\text{m}$  design (Fig. 10) shows higher gain at lower frequencies, but then rolls off more quickly than the smaller HEMT design.



**Fig. 8** S-parameters of MMIC broadband  $4- \times 75\text{-}\mu\text{m}$  (solid) and  $4- \times 100\text{-}\mu\text{m}$  (dot-dash) feedback amplifiers



**Fig. 9** Compact layout of MMIC broadband  $4- \times 120\text{-}\mu\text{m}$  feedback amplifier




**Fig. 10** S-parameters of MMIC broadband 4- × 75- $\mu\text{m}$  (solid) and 4- × 120- $\mu\text{m}$  (dot-dash) feedback amplifiers

Another approach to a broadband feedback amplifier is to use source-inductive feedback. This technique often works well in low noise amplifiers (LNA) with the tradeoff between good noise figure and return loss. There were limitations in using source inductance with the first PDK, as there were no models with “open” sources. The only available HEMTs had grounded sources for both the models and layouts. This first PDK library had both nonlinear and linear HEMT models but were only available in 2- and 4-finger layouts with grounded sources. Another unusual feature of this PDK is that you could not do a linear simulation with a DC-biased nonlinear model, unlike other foundry PDKs. There were built-in restrictions to the types of simulations one could perform with the nonlinear model. In an updated PDK, open-source HEMT models were supplied but without layouts for open-source HEMTs. The open-source HEMT layouts had to be created by the designers, starting from the provided grounded-source layouts. These HEMTs were unusual in that there were no air-bridge connections across alternating source regions. This required additional layout modifications to ensure the multiple source regions were connected. Normally, the alternating source regions are connected by two to three substrate vias for the grounded HEMT layouts. In the following open-source feedback amplifiers, the initial 4-finger HEMT designs were converted to 2-finger HEMTs with double the gate finger length to minimize the number of source connections.

The source inductance is modeled as a single length of microstrip line, which is then replaced with an equivalent rectangular-length spiral inductor that compacts the layout while maintaining the desired source inductance. Linear models in Microwave Office (a CAD tool) allow modification, or access, to the ground reference, but not the nonlinear models. This required an updated PDK with open-source models for nonlinear simulations of these feedback amplifiers.

Figure 11 shows the preliminary layout of a  $4 \times 50\text{-}\mu\text{m}$  broadband amplifier (left side), which initially created many DRC errors due to the  $50\text{-}\mu\text{m}$  gate length, then the final DRC-correct amplifier layout was converted to a  $2 \times 100\text{-}\mu\text{m}$  HEMT (right side) where the vertical “red” metal-trace underpass connects the two sources, and the horizontal metal trace is an overpass to the drain connection. It would be convenient to have air-bridge connections for the alternating source regions of the HEMT, as in most MMIC processes, but there may be some processing and/or performance tradeoffs for not having air bridges in the BAE process. Broadband performance for the source-feedback amplifier is shown in the s-parameter simulation of Fig. 12. Note the broadband gain with decreasing gain slope. It may look similar to the earlier resistive-feedback amplifier because of this broadband decreasing gain, but note the significantly different return loss. With resistive feedback, the return loss tends to be better at lower frequencies; with source feedback, return loss may be better at higher frequencies.



**Fig. 11 Preliminary layout (left) for  $4 \times 50\text{-}\mu\text{m}$  amp and final DRC clean layout (right) of  $2 \times 100\text{-}\mu\text{m}$  amp**




Fig. 12 S-parameters of MMIC broadband 4- × 50-μm (dot-dash) and 2- × 100-μm (solid) source feedback amps

Another source-feedback amplifier was designed, originally using a 4- × 100-μm HEMT that was changed to a 2 × 200 HEMT to make the layout simpler—using overpass and underpass metals for source and drain connections. Figure 13 shows the final DRC-correct layout for the 2- × 200-μm amplifier. Broadband performance for the 2- × 200-μm source-feedback amplifier is shown in the s-parameter simulation of Fig. 14. The larger 2 × 200 HEMT amplifier has more gain at lower frequencies (below 9 GHz) and slightly better output return loss (S<sub>22</sub>) compared with the smaller 2 × 100 HEMT broadband amplifier.




Fig. 13 Layout of MMIC broadband 2- × 200- $\mu$ m source-feedback amplifier




Fig. 14 S-parameters of MMIC broadband 2- × 200- $\mu$ m source-feedback amplifier

## 5. Broadband 12–24-GHz 2-W Power Amplifier (PA)

PAs with at least an octave bandwidth were desired, targeting 6–12-GHz and 12–24-GHz operation with 2 W of output power. After estimating that a 0.6-mm

(8- × 75-μm) HEMT would be a good size for 2 W of RF power, load-pull simulations were then run at 10, 20, and 30 GHz. The schematic for the load pull of an 8- × 75-μm HEMT (two parallel 4- × 75-μm HEMTs) is shown in Fig. 15, which results in load-pull contours for peak power and efficiency at 10 and 20 GHz (Figs. 16 and 17). Maximum power-added efficiency (PAE) is an excellent 50% with more than 2 W of output power at 10 GHz, but falls below 2 W with much less PAE at 20 GHz. The HEMT size for the PA was increased about 10% to an 8 × 83 μm to give a margin in achieving 2 W after adding the lossy matching network. This size change scales the ideal resistive load line to a serendipitous 50 ohms at 20 GHz. An equivalent power load is approximately a 50-ohm resistance in parallel with 0.21-pF capacitance.




Fig. 15 Load-pull schematic for 8- × 75-μm HEMT (2× the 4 × 75 μm)




Fig. 16 Load-pull contours for 8- x 75-µm HEMT (10 GHz)




Fig. 17 Load-pull contours for 8- x 75-μm HEMT (20 GHz)

Two simple lossless-output matching circuits were compared, shown in Fig. 18, where the ideal load match is the green trace that touches the narrower band's output match in blue and the alternative wider band's output match in magenta. Note that 17 GHz is the geometric center frequency for the desired 12–24-GHz bandwidth. The physical layout of the output match is created by replacing one ideal element at a time with MMIC elements from the PDK, with retuning at each step. In the MMIC output match design, loss relative to the desired parallel resistor–capacitor (RC) power match is about 1 dB from 10 to 26 GHz, which is shown relative to the lossless ideal match in Fig. 19. A layout of the MMIC output match is shown in Fig. 20. Drain-bias pads need to be added near the shunt capacitor to ground at the top and bottom of the output-match layout. For the input match, the PA is stabilized with a parallel RC intended to help stabilize at lower frequencies where the gain is higher while not reducing gain at higher frequencies where less resistance is required to stabilize the PA.




Fig. 18 Ideal lossless-output Matches 1 and 2 for 8- x 83- $\mu$ m HEMT (17 GHz)




Fig. 19 Lossless-output match (thin) vs. MMIC output-match layout (thick)





Fig. 20 Preliminary layout of MMIC output match  $8 \times 83 \mu\text{m}$  (17 GHz)

Preceding the stabilizing RC, there is a 4-element bandpass match to a 50-ohm input, tuned to maximize gain from about 12 to 24 GHz. A layout of the MMIC

input match is shown in Fig. 21. The small signal gain of the one-stage PA is 11 dB at 12 GHz but drops to 8 dB at 23 GHz, falling sharply before achieving the 24-GHz goal (Fig. 22). A full layout of the one-stage 1–24-GHz PA is shown in Fig. 23, which has a DC pad for gate DC supply voltage ( $V_{gg}$ ) at the top left and DC pads for drain DC supply voltage ( $V_{dd}$ ) at the top and bottom middle.



**Fig. 21** Layout of MMIC input match  $8 \times 83 \mu\text{m}$  (17 GHz)




Fig. 22 S-parameter simulation of MMIC 8- x 83-µm 12-24-GHz PA (solid traces)





Fig. 23 Layout of one-stage 8- x 83-µm 12-24-GHz PA

Note that the PA load-pull simulations were done at 24 V. There are indications the process can go to 28 V, but the models are fit at 20 V and 24 V, and 24 V seems to be the recommended maximum. Recall that voltage squared is power, so there is a significant power difference between 20 V and 28 V. For now the simulations are done at 20 V, and when the designs are fabricated and tested the performance should be evaluated at 24 V and 28 V as well. Power simulations predict about 2 W of output power (33 dBm) at 20 V from 13 to 23 GHz as shown in Fig. 24. Output power increases to about 2.5 W (34 dBm) at 24 V from 13 to 23 GHz as shown in Fig. 25.



**Fig. 24 Output power (magenta) and PAE (blue) vs. input-power one-stage 8- x 83-µm 12-24-GHz PA (20 V)**




Fig. 25 Output power (magenta) and PAE (blue) vs. input-power one-stage  $8 \times 83\text{-}\mu\text{m}$  12–24-GHz PA (24 V)

## 6. Broadband 6–12-GHz 2-W PA

Using the prior simulations and similar topologies for the input- and output-match circuits, a 6–12-GHz 2-W PA was designed. In the MMIC output-match design, loss relative to the desired parallel RC power match is about 1 dB from 5 to 16 GHz, which is shown relative to the lossless ideal match in Fig. 26. The small signal gain of the one-stage PA is 14 dB at 6 GHz and still above 10 dB at 16 GHz, achieving the 6–12-GHz goal (Fig. 27). Note that the PA load pull simulations were done at 24 V. For now, most of the linear simulations are done at 20 V and when the designs are fabricated and tested, the performance should be evaluated at 24 V and 28 V as well. Power simulations predict about 2 W of output power (33 dBm) at 20 V from 6 to 12 GHz as shown in Fig. 28. Output power increases to about 2.5 W of output power (34 dBm) at 24V from 6 to 12 GHz as shown in Fig. 29.




Fig. 26 Lossless-output match (thin) vs. MMIC output-match layout (thick) for 6–12 GHz




Fig. 27 S-parameter simulation of MMIC 8- × 83-µm 6–12-GHz PA (dot-dash traces)




Fig. 28 Output power (magenta) and PAE (blue) vs. input-power one-stage 8- × 83-µm 6-12-GHz PA (20 V)






Fig. 29 Output power (magenta) and PAE (blue) vs. input-power one-stage 8- × 83-µm 6-12-GHz PA (24 V)

A full layout of the one-stage 6–12-GHz PA is shown in Fig. 30, which has a DC pad for  $V_{gg}$  at the top left and DC pads for  $V_{dd}$  at the top and bottom middle.


Using one of the broadband feedback amplifiers as a driver stage for the PAs allowed for a quick design of a two-stage 6–12-GHz PA. The simulation and layout of the two-stage 6–12-GHz 2-W PA is shown in Figs. 31 and 32. While the feedback amplifier's gain drops considerably at higher frequencies, it was used to quickly design a two-stage 12–24-GHz PA. Gain drops off above 20 GHz but is increased moderately by the additional compact-driver stage. The simulation and layout of the two-stage 12–24-GHz 2-W PA is shown in Figs. 33 and 34.



**Fig. 30** Layout of one-stage  $8 \times 83\text{-}\mu\text{m}$  6–12-GHz PA



**Fig. 31 S-parameter simulation of MMIC one- (dash) and two-stage (solid) 6–12-GHz PAs**



**Fig. 32 Layout of MMIC two-stage 6–12-GHz PA**




Fig. 33 S-parameter simulation of MMIC one- (solid) and two-stage (dash) 12–24-GHz PAs




Fig. 34 Layout of MMIC two-stage 12–24-GHz PA

## 7. Transmit/Receive (TR) Switch

While there were no switch elements in the current PDK, BAE supplied s-parameter measurements of HEMTs at various On and Off DC biases for different-sized HEMTs to use for designing switch circuits. A simple model of an HEMT switch

consists of a resistor for the On state (RON) and a capacitance for the Off state (COFF). The RON scales inversely proportional to the HEMT size, while COFF scales proportional to the size; that is,  $RON * COFF$  is a constant for a given process. A simple, scaleable parallel RC model's schematic is shown in Fig. 35. Plots of the provided On and Off switch data, as shown are Figs. 36 and 37, were used to calculate the RON and COFF values. From the plot in Fig. 36, the RON scales as 2.5 ohm/mm while COFF scales as 0.18 pF/mm from the plot in Fig. 37.




Fig. 35 Simple schematic of switch model (On = 0, 1; size = HEMT in mm)




Fig. 36 S-parameters of switch in On state






Fig. 37 S-parameters of switch in Off state

A TR switch was designed; an ideal equivalent single pull double throw (SPDT) schematic is shown in Fig. 38. Typically, the common connection is to an antenna, and the DC biases control two series and two shunt switches to connect the antenna to either an LNA or a PA. Figure 39 shows the layout of the TR switch, with the two complementary DC bias pads on the left, the common (antenna) connection is on the right, and top and bottom are the two RF signals for the SPDT switch. A simulation of the small signal performance is shown in Fig. 40 up to 12 GHz.



**Fig. 38 Schematic of ideal SPDT TR switch**



**Fig. 39 Layout of TR switch**




Fig. 40 S-parameter simulation of TR switch

## 8. Ka-Band Mixer

A Ka-band passive mixer was created using a Lange coupler, two HEMTs as diodes, and a low pass filter (LPF) for the intermediate-frequency (IF) output. The layout is shown in Fig. 41, with two RF connections for local oscillator and RF, and one for the IF at the bottom, near the LPF. Only the Lange coupler was simulated, verifying its broadband performance around 30 GHz (Fig. 42). The nonlinear simulation of the mixer failed and gave an error message. Evaluating the design will have to await testing. Hopefully, future PDKs will have more capability in their nonlinear models for simulating designs other than amplifiers.




Fig. 41 Layout of Ka-band diode mixer




Fig. 42 Simulation of Ka-band Lange coupler (part of diode mixer)

## 9. Ka-Band Frequency Doubler

The current architecture for an extremely broadband transmitter uses broadband frequency multipliers. A frequency doubler with an input of around 25 GHz (Ka band) was designed in the BAE process using a  $2 \times 100\text{-}\mu\text{m}$  HEMT as the active nonlinear device. For the input match of the HEMT, a simple conjugate match near 25 GHz is designed, while the output match is a simple conjugate match at twice the frequency, or 50 GHz. Stability must be considered, and the plot of the small signal match on a Smith chart shows unconditional stability over frequency with an excellent input match near 25 GHz and with an excellent output match near twice that frequency at 50 GHz (Fig. 43). A plot of the layout of a single-stage frequency doubler is shown in Fig. 44. (Note the gate bias pad in upper left and the drain bias pad in upper right.) DC bias should be varied under test to determine optimal performance for the frequency multiplier. A nonlinear simulation (Fig. 45), with the HEMT at a moderate gate bias ( $V_{gs} = -3\text{ V}$ ) and moderate drain voltage ( $V_{dd} = 5\text{ V}$ ) to enhance nonlinear characteristics, shows a strong second harmonic (magenta), but also creates a large fundamental harmonic (blue) that would typically be filtered out.




Fig. 43 Small-signal simulation of 25-GHz 2- x 100-μm frequency doubler




Fig. 44 Final layout of single-stage 25-GHz 2- x 100- $\mu$ m frequency doubler





Fig. 45 Nonlinear simulation of 2- x 100- $\mu$ m frequency doubler (25 GHz out—blue; 50 GHz out—magenta)

Sami Hawasli designed a broadband balun in the BAE process, which takes an input and splits it into two outputs that have a 180° phase difference. Using a variation

of this balun design centered on an input of 25 GHz, a fundamental cancelling-frequency doubler was created by parallel combining two of the previous single-stage doublers. The input uses a balun splitter and an output in-phase Wilkinson combiner to sum the outputs such that the input frequency is highly attenuated while its second harmonic output is added in-phase. A plot of the layout of a fundamental cancelling-frequency doubler is shown in in Fig. 46. A nonlinear simulation (Fig. 47) with the HEMTs at a moderate gate bias ( $V_{gs} = -3$  V) and moderate drain voltage ( $V_{dd} = 5$  V) to enhance nonlinear characteristics shows a strong second harmonic (magenta, dot-dash), while cancelling the fundamental harmonic (blue, dot-dash). Note the comparison with the single-stage doubler (solid traces) in the same figure showing the strong—nearly 30 dB—cancellation of the fundamental by using this architecture. Another illustration of the nonlinear operation is the time waveform plot in Fig. 48; note the doubling of the input frequency (25 GHz, magenta) at the output (50 GHz, blue). Both circuits will be tested for comparison with simulations and to evaluate the design approaches.



**Fig. 46** Final layout of fundamental cancelling 25-GHz  $2 \times 100\text{-}\mu\text{m}$  frequency doubler (with balun)




Fig. 47 Nonlinear simulation of fundamental cancelling 25-GHz 2- × 100- $\mu$ m frequency doubler (dot-dash)




Fig. 48 Time waveforms showing fundamental cancelling 25-GHz 2- × 100- $\mu$ m frequency doubler

## 10. Conclusions

---

The GAN RF Challenge effort included many teams exploring challenges focused on the broadband 5G development and EW needs related to DOD requirements. Parallel fabrication efforts using BAE's 0.18- $\mu\text{m}$  GaN process and Qorvo's 0.15- $\mu\text{m}$  GaN process will consolidate and produce multiple design-team efforts, with die to be returned in 2021 for test. Our ARL III/V Design Team was primarily focused on the BAE design effort; some of those designs are documented in this report. Broadband amplifiers, mixers, frequency multipliers, and other microwave circuits were designed to meet some of the DOD challenges, particularly in EW and future congested and contested RF spectrum as 5G develops. When the designs return, they will be tested, evaluated, and documented for future use and incorporation into DOD needs.

## List of Symbols, Abbreviations, and Acronyms

---

ARL	Army Research Laboratory
CAD	computer-aided design
COFF	capacitance for the Off state
DC	direct current
DEVCOM	US Army Combat Capabilities Development Command
DOD	US Department of Defense
DRC	design rule check
EW	electronic warfare
GaN	gallium nitride
HEMT	high electron mobility transistor
IF	intermediate frequency
LNA	low noise amplifier
LPF	low pass filter
MMIC	monolithic microwave integrated circuit
PA	power amplifier
PAE	power-added efficiency
PDK	process design kit
RC	resistor–capacitor
RF	radio frequency
RON	resistor for the On state
SPDT	single pull double throw
TR	transmit/receive
V <sub>dd</sub>	drain DC supply voltage
V <sub>gg</sub>	gate DC supply voltage

1 DEFENSE TECHNICAL  
(PDF) INFORMATION CTR  
DTIC OCA

1 DEVCOM ARL  
(PDF) FCDD RLD DCI  
TECH LIB

7 DEVCOM ARL  
PDF FCDD RLS E  
1 R DEL ROSARIO  
HC FCDD RLS EE  
P GADFORT  
FCDD RLS ER  
A DARWISH  
S HAWASLI  
T IVANOV  
J PENN (1 HC)  
FCDD RLS RE  
E VIVEIROS