



ARL-TR-9152 • FEB 2021



# DEVCOM Army Research Laboratory Specialty Electronic Materials and Sensors Cleanroom (SEMASC) Dry-Etching Capability

by Nelson Mark and Gerard Dang

Approved for public release; distribution is unlimited.

## **NOTICES**

### **Disclaimers**

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer's or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.



# **DEVCOM Army Research Laboratory Specialty Electronic Materials and Sensors Cleanroom (SEMASC) Dry-Etching Capability**

**Nelson Mark and Gerard Dang**

*Sensors and Electron Devices Directorate, DEVCOM Army Research Laboratory*

**REPORT DOCUMENTATION PAGE**

*Form Approved  
OMB No. 0704-0188*

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden, to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.

**PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.**

<b>1. REPORT DATE (DD-MM-YYYY)</b> February 2021		<b>2. REPORT TYPE</b> Technical Report		<b>3. DATES COVERED (From - To)</b> 1 November 2019–1 November 2020	
<b>4. TITLE AND SUBTITLE</b> DEVCOM Army Research Laboratory Specialty Electronic Materials and Sensors Cleanroom (SEMASC) Dry-Etching Capability				<b>5a. CONTRACT NUMBER</b>	
				<b>5b. GRANT NUMBER</b>	
				<b>5c. PROGRAM ELEMENT NUMBER</b>	
<b>6. AUTHOR(S)</b> Nelson Mark and Gerard Dang				<b>5d. PROJECT NUMBER</b>	
				<b>5e. TASK NUMBER</b>	
				<b>5f. WORK UNIT NUMBER</b>	
<b>7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)</b> DEVCOM Army Research Laboratory ATTN: FCDD-RLS-F Adelphi, MD 20783-1138				<b>8. PERFORMING ORGANIZATION REPORT NUMBER</b>  ARL-TR-9152	
<b>9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)</b>				<b>10. SPONSOR/MONITOR'S ACRONYM(S)</b>	
				<b>11. SPONSOR/MONITOR'S REPORT NUMBER(S)</b>	
<b>12. DISTRIBUTION/AVAILABILITY STATEMENT</b> Approved for public release; distribution is unlimited.					
<b>13. SUPPLEMENTARY NOTES</b>					
<b>14. ABSTRACT</b> This report presents the dry-etch capabilities at the US Army Combat Capabilities Development Command Army Research Laboratory Specialty Electronic Materials and Sensors Cleanroom research facility. This encompasses plasma- and gaseous-chemical-reaction-based processes for removing a wide range of materials used by internal and external customers. The currently installed tool base for dry etching as well as the processing capabilities for each tool are discussed.					
<b>15. SUBJECT TERMS</b> dry etch, plasma etch, ion mill, reactive ion etch, RIE, inductively coupled plasma, etching					
<b>16. SECURITY CLASSIFICATION OF:</b>			<b>17. LIMITATION OF ABSTRACT</b>  UU	<b>18. NUMBER OF PAGES</b>  39	<b>19a. NAME OF RESPONSIBLE PERSON</b> Nelson Mark
<b>a. REPORT</b> Unclassified	<b>b. ABSTRACT</b> Unclassified	<b>c. THIS PAGE</b> Unclassified			<b>19b. TELEPHONE NUMBER (Include area code)</b> (301) 394-5676

Standard Form 298 (Rev. 8/98)  
Prescribed by ANSI Std. Z39.18

## Contents

---

<b>List of Figures</b>	<b>vi</b>
<b>1. Introduction</b>	<b>1</b>
<b>2. Tools for Deep Silicon Etching</b>	<b>1</b>
2.1 Purpose	1
2.2 PlasmaTherm Versaline Deep Silicon Etcher (DSE1)	2
2.2.1 Model and Specifications	2
2.2.2 Materials and Processing	3
2.2.3 Example Applications	4
2.3 PlasmaTherm Versaline (DSE2)	4
2.3.1 Model and Specifications	4
2.3.2 Materials and Processing	5
2.3.3 Example Applications	5
2.4 PlasmaTherm SLR 700	5
2.4.1 Model and Specifications	5
2.4.2 Materials and Processing	6
2.4.3 Example Applications	7
<b>3. Tools for Etching of III-V Compounds, Metals, and General Materials</b>	<b>8</b>
3.1 Purpose	8
3.2 PlasmaTherm Versalock 700 PM2, Model VLR-702-PM770I-10R	8
3.2.1 Model and Specifications	8
3.2.2 Materials and Processing	9
3.2.3 Example Applications	9
3.3 Oxford PlasmaLab 100 ICP 380	9
3.3.1 Model and Specifications	9
3.3.2 Materials and Processing	10
3.3.3 Example Applications	11
3.4 Ulvac NE-550EXa	11
3.4.1 Model and Specifications	11

3.4.2	Materials and Processing	12
3.4.3	Example Applications	13
<b>4.</b>	<b>Tools for Etching Oxides, Nitrides, and Silicon</b>	<b>13</b>
4.1	Purpose	13
4.2	PlasmaTherm Versalock 700 PM3	13
4.2.1	Model and Specifications	13
4.2.2	Materials and Processing	14
4.2.3	Example Applications	14
4.3	Xactix X2B Xenon DiFluoride Etcher	15
4.3.1	Model and Specifications	15
4.3.2	Materials and Processing	15
4.3.3	Example Applications	16
4.4	Primaxx MEMS-CET HF Vapor Etcher	16
4.4.1	Model and Specifications	16
4.4.2	Materials and Processing	17
4.4.3	Example Applications	17
<b>5.</b>	<b>Tools for Photoresist Stripping and Wafer Cleaning</b>	<b>18</b>
5.1	Purpose	18
5.2	Axcelis 200ES Downstream Asher	18
5.2.1	Model and Specifications	18
5.2.2	Materials and Processing	18
5.2.3	Example Applications	19
5.3	Anatech SCE1000 Barrel Asher	19
5.3.1	Model and Specifications	19
5.3.2	Materials and Processing	20
5.3.3	Example Applications	20
5.4	UVOCS Ozone Cleaner	21
5.4.1	Model and Specifications	21
5.4.2	Materials and Processing	21
5.4.3	Example Applications	22
5.5	PVA Tepla Ion 40	22
5.5.1	Model and Specifications	22
5.5.2	Materials and Processing	22

5.5.3	Example Applications	23
5.6	PVA Tepla Ion Wave 10	23
5.6.1	Model and Specifications	23
5.6.2	Materials and Processing	24
5.6.3	Example Applications	24
<b>6.</b>	<b>Tools for Etching PZT and Metals</b>	<b>25</b>
6.1	Purpose	25
6.2	4Wave Planetary Stage Ion Beam Etcher (PSIBE)	25
6.2.1	Model and Specifications	25
6.2.2	Materials and Processing	26
6.2.3	Example Applications	26
<b>7.</b>	<b>10-Year Plan</b>	<b>26</b>
<b>8.</b>	<b>Conclusion</b>	<b>27</b>
<b>9.</b>	<b>References</b>	<b>28</b>
	<b>List of Symbols, Abbreviations, and Acronyms</b>	<b>29</b>
	<b>Distribution List</b>	<b>31</b>

## List of Figures

---

Fig. 1	Bosch process.....	2
Fig. 2	PlasmaTherm Versaline DSE .....	3
Fig. 3	PlasmaTherm SLR 770 DSE .....	6
Fig. 4	PlasmaTherm Versalock 700 etching system .....	8
Fig 5.	Oxford Instruments PlasmaLab 100 ICP etcher .....	10
Fig. 6	Ulvac NE-550EXa etcher .....	12
Fig. 7	PlasmaTherm Versalock 700 etching system .....	14
Fig. 8	Xactix X2B XeF2 etching system.....	15
Fig. 9	Primaxx MEMS-CET HF vapor etcher .....	17
Fig. 10	Axcelis 200ES Downstream Asher.....	18
Fig. 11	Anatech SCE1000 Barrel Asher .....	20
Fig. 12	UVOCS ozone cleaner .....	21
Fig. 13	PVA Tepla Ion 40 .....	22
Fig. 14	PVA Tepla Ion Wave 10.....	24
Fig. 15	4Wave PSIBE .....	25

## **1. Introduction**

---

---

The Army Research Laboratory Specialty Electronic Materials and Sensors Cleanroom (SEMASC) is located at the US Army Combat Capabilities Development Command Army Research Laboratory in Adelphi, Maryland, and housed in the Zahl Research Facility (Building 207). It is divided into two sections. One area is 10,000 sq.ft in size and rated Class 100. The second area is 5000 sq.ft in size and rated Class 10. It is a raised floor design, with facilities routed under the floor or above the ceiling tiles. Air is purified by means of high-efficiency particulate-air filters installed in the ceiling tiles. The installed equipment base provides a full suite of semiconductor and micro-electromechanical system (MEMS) processing capabilities. This report concentrates on the dry-etching capabilities available to researchers using DEVCOM Army Research Laboratory's cleanroom.

## **2. Tools for Deep Silicon Etching**

---

---

### **2.1 Purpose**

---

These tools are used for deep (high aspect ratio) etching of silicon (Si). The process chamber utilizes an upper inductively coupled plasma (ICP) section to achieve high-density ionization of process gases and an RF-biased electrode for high anisotropy.

The feature etch is accomplished using the Bosch process (Fig. 1), which employs a scheme of alternating deposition and etch cycles to etch Si. The first step of the cycle is the deposition step, which uses a C<sub>4</sub>F<sub>8</sub>-based plasma to deposit a C<sub>x</sub>F<sub>y</sub> passivation polymer over all surfaces. The second step is an SF<sub>6</sub>-based directional plasma that removes material preferentially in the vertical direction. This removes the passivating film from the bottom of the trench while leaving passivation on the sidewalls. The third and last step is an SF<sub>6</sub>-based isotropic etch, which removes the exposed bottom Si, the remaining sidewall passivation, as well as some of the sidewall (hence the sidewall scalloping).




Fig. 1 Bosch process

## 2.2 PlasmaTherm Versaline Deep Silicon Etcher (DSE1)


---

### 2.2.1 Model and Specifications

Model: Versaline DSE PM#1; June 2012 (Fig. 2)

Specifications:

- Electrostatic chuck: 100-mm wafers
- End point: optical emission spectroscopy (OES)
- Process gases: octafluorocyclobutane ( $C_4F_8$ ), sulfur hexafluoride ( $SF_6$ ), oxygen ( $O_2$ ), argon (Ar)
- Fast gas switching for smaller sidewall scalloping
  - Deposition (Dep): 1.5 versus 4 s
  - Etch A: 1.5 versus 2 s
  - Etch B: 2.0 versus 6 s
- Parameter morphing for profile control
- RF1 (reactive ion etching [RIE]): 1–100 kHz
- RF2 (ICP): 1.8–2.17 MHz (frequency tuning)
- Helium (He) backside cooling: 5 °C
- Single-wafer loadlock



**Fig. 2 PlasmaTherm Versaline DSE**

## 2.2.2 Materials and Processing

Materials etched: Si

Mask: Photoresists (AZ 5214, AZ 9260), silicon dioxide (SiO<sub>2</sub>), titanium (Ti), nickel (Ni)

Etch rates: up to 6 μm/min, depending on feature size

Selectivity: Si/resist > 70:1, Si/oxide > 100:1

Base recipe:

Dep: Pressure (P) = 25 mT, C4F8/Ar = 150/30 sccm, ICP/Bias = 1500 W/10 V, He = 6 Torr, temperature (T) = 5 °C, time (t) = 1.5 s

Etch A: Pressure (P) = 25 mT, SF6/Ar = 150/30 sccm, ICP/Bias = 1000 W/500 V, He = 6 Torr, T = 5 °C, t = 1.5 s

Etch B: Pressure (P) = 50 mT, SF6/Ar = 200/30 sccm, ICP/Bias = 2000 W/10 V, He = 6 Torr, T = 5 °C, t = 2.0 s

Processing requirements:

- 1) Backside of wafer must be clean. The 2-mm edge exclusion zone on the backside of the wafer must be clean and free of defects for it to seal properly on the electrostatic chuck (echuck). The wafer must lie flat on the echuck.

Otherwise, the tool will either error-out with an He backside cooling compliance error or the etch will be very nonuniform.

- 2) Through-wafer or release etches must be mounted to a dummy Si handling wafer. Otherwise, the process will abort due to He compliance errors at breakthrough, and debris will be left on the electrostatic chuck.

### **2.2.3 Example Applications**

- Through-Si-via (TSV) etch
- Silicon etch to a buried SiO<sub>2</sub> layer on a silicon-on-insulator (SOI) wafer
- Release of devices
- C<sub>x</sub>F<sub>y</sub> polymer coating
- Fabrication of support module for microshutter array
- Development of lead zirconate titanate (PZT)-based piezoelectric MEMs technology at ARL<sup>1</sup>

## **2.3 PlasmaTherm Versaline (DSE2)**

---

### **2.3.1 Model and Specifications**

Model: Versaline DSE PM#1

Specifications:

- Echuck: 150-mm wafers
- End point: none
- Process gases: C<sub>4</sub>F<sub>8</sub>, SF<sub>6</sub>, O<sub>2</sub>, Ar
- Fast gas switching for smaller sidewall scalloping
- Parameter morphing for profile control
- RF1 (RIE): 1–100 kHz
- RF2 (ICP): 1.8–2.17 MHz (frequency tuning)
- He backside cooling: 5 °C
- Single-wafer loadlock

### 2.3.2 Materials and Processing

Materials etched: Si

Mask: Photoresists (AZ 5214, AZ 9260), SiO<sub>2</sub>, Ti, Ni

Etch rates: up to 6 μm/min depending on feature size

Selectivity: Si/resist > 70:1, Si/oxide > 100:1

Base recipe:

Dep: P = 25 mT, C4F8/Ar = 150/30 sccm, ICP/Bias = 1500 W/10 V, He = 6T, T = 5 °C, t = 1.5 to 1.2 s

Etch A: P = 25 mT, SF6/Ar = 150/30 sccm, ICP/Bias = 1000 W/500–600 V, He = 6T, T = 5 °C, t = 1.5 s

Etch B: P = 50 mT, SF6/Ar = 200/30 sccm, ICP/Bias = 2000 W/10 V, He = 6T, T = 5 °C, t = 2.0 s

Processing requirements:

- 1) Backside of wafer must be clean. The 2-mm edge exclusion zone on the backside of the wafer must be clean and free of defects for it to seal properly on the echuck. The wafer must lie flat on the echuck; otherwise, the tool will either error-out with an He backside cooling compliance error or the etch will be very nonuniform.
- 2) Through-wafer or release etches must be mounted to a dummy Si-handling wafer. Otherwise, the process will abort due to He compliance errors at breakthrough and debris will be left on the echuck.

### 2.3.3 Example Applications

- TSV etch
- Si etch to a buried SiO<sub>2</sub> layer on an SOI wafer
- Fabrication of scanning electron microscope specimen heaters
- CxFy polymer coating

## 2.4 PlasmaTherm SLR 700

---

### 2.4.1 Model and Specifications

Model: SLR ICP 770 Mn frame; October 9, 1997 (Fig. 3)

Specifications:

- Echuck: 100-/150-mm wafers (easy to switch between form factors)
- Process gases: C<sub>4</sub>F<sub>8</sub>, SF<sub>6</sub>, O<sub>2</sub>, Ar
- RF1 (RIE): 13.56 MHz
- RF2 (ICP): 1.72–2.1 MHz
- He backside cooling: 20 °C
- Single-wafer loadlock



**Fig. 3 PlasmaTherm SLR 770 DSE**

## **2.4.2 Materials and Processing**

Materials etched: Si

Mask: Photoresists (AZ 5214, AZ 9260), SiO<sub>2</sub>, Ti, Ni

Etch rate: up to 2.8  $\mu\text{m}/\text{min}$  depending on feature size

Selectivity: Si/resist > 50:1, Si/oxide > 70:1

Base recipe:

Dep: P = 25 mT, C<sub>4</sub>F<sub>8</sub>/Ar = 70/30 sccm, ICP/Bias = 1500 W/10 W, He = 4T, T = 20 °C, t = 4 s

Etch A: P = 25 mT, SF<sub>6</sub>/Ar = 50/30 sccm, ICP/Bias = 1000 W/20 W, He = 4T, T = 20 °C, t = 2 s

Etch B: P = 50 mT, SF<sub>6</sub>/Ar = 100/30 sccm, ICP/Bias = 2000 W / 10 W, He = 4T, T = 20 °C, t = 6 s

Processing requirements

- 1) Backside of wafer must be clean. The 2-mm edge exclusion zone on the backside of the wafer must be clean and free of defects for it to seal properly on the echuck. The wafer must lie flat on the echuck. Otherwise, the tool will either error-out with an He backside cooling compliance error, or the etch will be very nonuniform.
- 2) Through-wafer or release etches must be mounted to a dummy Si handling wafer. Otherwise, the process will abort due to He compliance errors at breakthrough and debris will be left on the echuck.

### 2.4.3 Example Applications

- TSV etch
- Si etch to a buried SiO<sub>2</sub> layer on an SOI wafer
- Release of devices
- CxFy polymer coating
- Shallow alignment marks on Si wafers
- Nitride etch

### 3. Tools for Etching of III-V Compounds, Metals, and General Materials

---

#### 3.1 Purpose

---

These tools are for general plasma etching of a wide variety of materials. The process chamber uses an upper ICP section to achieve high-density ionization of process gases and an RF-biased electrode for high anisotropy. The exception is the Ulvac etcher, in which the process chamber employs an inductively super magnetron (ISM) plasma source to generate a high-density plasma. The electrode is RF-biased for ion energy control (anisotropy).

#### 3.2 PlasmaTherm Versalock 700 PM2, Model VLR-702-PM770I-10R

---

##### 3.2.1 Model and Specifications

Model: VLR-702-PM770I-10R; March 23, 2000 (Fig. 4)

Specifications:

- Mechanical clamp (alumina ceramic): 100-mm wafers
- Process gases: boron trichloride ( $\text{BCl}_3$ ), chlorine ( $\text{Cl}_2$ ), hydrogen bromide ( $\text{HBr}$ ),  $\text{SF}_6$ ,  $\text{O}_2$ , hydrogen ( $\text{H}_2$ ), Ar
- RF1 (RIE): 13.56 MHz
- RF2 (ICP): 1.72–2.1 MHz
- He backside cooling: 15 °C
- 25-wafer cassette loadlock



Fig. 4 PlasmaTherm Versalock 700 etching system

### 3.2.2 Materials and Processing

Materials etched: III-V, II-VI compounds, aluminum (Al), InAlGaAs, gallium nitride (GaN), Si, silicon carbide (SiC)

Mask: Photoresists (AZ 5214, AZ9245, AZ 9260), SiO<sub>2</sub>, Ti, Ni

Etch rate: varies, about 200 nm/min

Selectivity: varies, typically 1:1 to 1.5:1

Base recipe:

Etch: P = 2.5 mT, BCl<sub>3</sub>/Cl<sub>2</sub> = 12.5/2.5 sccm, ICP/Bias = 500/100 W, He = 4T,  
T = 15 °C

Processing requirements:

- 1) Backside of wafer must be clean. The 2-mm edge exclusion zone on the backside of the wafer must be clean and free of defects for it to seal properly on the electrode. The wafer must lie flat on the electrode; otherwise, the tool will either error-out with an He backside cooling compliance error or the etch will be very nonuniform.
- 2) Through-wafer or release etches must be mounted to a dummy Si-handling wafer; otherwise, the process will abort due to He compliance errors at breakthrough and debris will be left on the electrode.

### 3.2.3 Example Applications

- Etching of mercury cadmium telluride for IR detectors
- Etching of GaAs/Al<sub>x</sub>Ga<sub>1-x</sub>As quantum well IR photodetector superlattices to fabricate quantum grid IR photodetectors<sup>2</sup>

## 3.3 Oxford PlasmaLab 100 ICP 380

---

### 3.3.1 Model and Specifications

Model: 100 ICP 380 (Fig. 5)

Specifications:

- Mechanical clamp (quartz): 100- and 150-mm wafers (easy to switch between form factors)
- Process gases: BCl<sub>3</sub>, Cl<sub>2</sub>, C<sub>4</sub>F<sub>8</sub>, SF<sub>6</sub>, Trifluoromethane (CHF<sub>3</sub>), O<sub>2</sub>, H<sub>2</sub>, Ar
- RF (RIE): 13.56 MHz

- ICP (ICP): 1.72–2.1 MHz
- He backside cooling
- Cryo electrode: liquid Ni (–110 °C) to 70 °C (cryo DSE capability)
- Single-wafer loadlock



Fig 5. Oxford Instruments PlasmaLab 100 ICP etcher

### 3.3.2 Materials and Processing

Materials etched: III-V, II-VI compounds, Al, InAlGaAs, GaN, Si, SiO<sub>2</sub>, PZT

Mask: Photoresists (AZ 5214, AZ9245, AZ 9260), SiO<sub>2</sub>, Ti, Ni

Etch rates: varies, about 200 nm/min

Selectivity: varies, typically 1:1 to 1.5:1

Base recipe:

Etch: P = 10 mT, CHF<sub>3</sub>/Ar = 20/10 sccm, ICP/Bias = 800/40 W, He = 10T,  
T = 25 °C.

Processing requirements:

- 1) Backside of wafer must be clean. The 2-mm edge exclusion zone on the backside of the wafer must be clean and free of defects for it to seal properly on the electrode. The wafer must lie flat on the electrode; otherwise, the tool will either error-out with an He backside cooling compliance error, or the etch will be very nonuniform.
- 2) Through-wafer or release etches must be mounted to a dummy Si handling wafer; otherwise, the process will abort due to He compliance errors at breakthrough and debris will be left on the electrode.

### **3.3.3 Example Applications**

- Cryo etching of Si for indium-tin-oxide ring oscillators
- Cryo DSE<sup>3</sup>
- SiO<sub>2</sub> etch for RF MEMS devices
- Hydrogen plasma treatment
- Hollow-core waveguides<sup>4</sup>

## **3.4 Ulvac NE-550EXa**

---

### **3.4.1 Model and Specifications**

Model: NE-550EXa (Fig. 6)

Specifications:

- Mechanical clamp (alumina ceramic): 100-, 150-, and 200-mm wafers (easy to switch between form factors)
- End point: OES
- Process gases: BCl<sub>3</sub>, Cl<sub>2</sub>, HBr, C<sub>4</sub>F<sub>8</sub>, SF<sub>6</sub>, CF<sub>4</sub>, O<sub>2</sub>, Ar
- Bias (RIE): 13.56 MHz
- Antenna (ISM): 13.56 MHz
- Heated electrode: 5–180 °C
- Single-wafer loadlock



Fig. 6 Ulvac NE-550EXa etcher

### 3.4.2 Materials and Processing

Materials etched: III-V, II-VI compounds, Al, InAlGaAs, GaN, Si, SiO<sub>2</sub>, PZT, molybdenum disulfide, SiC

Mask: Photoresists (AZ 5214, AZ9245, AZ 9260), SiO<sub>2</sub>, Ti, Ni

Etch rate: varies, about 200 nm/min

Selectivity: varies, typically 1:1 to 1.5:1

Base recipe:

Etch: P = 10 mT, CHF<sub>3</sub>/Ar = 20/10 sccm, ICP/Bias = 800/40 W, He = 10 T,  
T = 25 °C

Processing requirements:

- 1) Backside of wafer must be clean. The 2-mm edge exclusion zone on the backside of the wafer must be clean and free of defects for it to seal properly on the electrode. The wafer must lie flat on the electrode; otherwise, the tool

will either error-out with an He backside cooling compliance error, or the etch will be very nonuniform.

- 2) Through-wafer or release etches must be mounted to a dummy Si handling wafer; otherwise, the process will abort due to He compliance errors at breakthrough and debris will be left on the electrode.

### **3.4.3 Example Applications**

- SiC etching for metal–oxide–semiconductor field-effect transistor and insulated-gate bipolar transistor devices
- Etching GaN to form mesas for planar homojunction p-i-n devices for betavoltaic energy conversion<sup>5</sup>

## **4. Tools for Etching Oxides, Nitrides, and Silicon**

---

### **4.1 Purpose**

---

These tools are for etching of a limited number of commonly used materials to minimize cross-contamination concerns.

The PlasmaTherm Versalock 700 PM3 is a plasma etcher for Si, SiO<sub>2</sub>, quartz, and silicon nitride (SiN). The process chamber uses an upper ICP section to achieve high-density ionization of process gases and an RF-biased electrode for high anisotropy.

The Xactix X2B Xenon DiFluoride Etcher is a vapor phase etcher using xenon difluoride (XeF<sub>2</sub>) to etch Si.

The Primaxx MEMS-CET HF Vapor Etcher is a vapor-phase etcher using hydrogen fluoride (HF) to etch SiO<sub>2</sub>.

### **4.2 PlasmaTherm Versalock 700 PM3**

---

#### **4.2.1 Model and Specifications**

Model: VLR-702-PM770I-10R; March 23, 2000 (Fig. 7)

Specifications:

- Mechanical clamp (alumina ceramic): 100-mm wafers
- Process gases: SF<sub>6</sub>, CF<sub>4</sub>, CHF<sub>3</sub>, O<sub>2</sub>, Ar
- RF1 (RIE): 13.56 MHz

- RF2 (ICP): 1.72–2.1 MHz
- He backside cooling: 15 °C
- 25-wafer cassette loadlock



**Fig. 7 PlasmaTherm Versalock 700 etching system**

#### **4.2.2 Materials and Processing**

Materials etched: Si, SiO<sub>2</sub>, SiN

Mask: Photoresists (AZ 5214, AZ9245, AZ 9260), Ti, Ni

Etch rate: varies, about 200 nm/min

Selectivity: varies, typically 1:1 to 1.5:1

Base recipe:

Etch: P = 5 mT, CHF<sub>3</sub>/CF<sub>4</sub> = 5/15 sccm, ICP/Bias = 500/50 W, He = 2T,  
T = 25 °C

Processing requirements:

- 1) Backside of wafer must be clean. The 2-mm edge exclusion zone on the backside of the wafer must be clean and free of defects for it to seal properly on the electrode. The wafer must lie flat on the electrode; otherwise, the tool will either error-out with an He backside cooling compliance error, or the etch will be very nonuniform.
- 2) Through-wafer or release etches must be mounted to a dummy Si handling wafer; otherwise, the process will abort due to He compliance errors at breakthrough and debris will be left on the electrode.

#### **4.2.3 Example Applications**

- RF MEMS devices

- Etching of  $\text{SiN}_x$  in the fabrication of surface-enhanced Raman scattering substrates<sup>6</sup>

### **4.3 Xactix X2B Xenon DiFluoride Etcher**

---

#### **4.3.1 Model and Specifications**

Model: X2B (Fig. 8)

Specifications:

- Al plate: 150-mm wafers and smaller samples
- Process gases:  $\text{XeF}_2$
- Single wafer, manual loading



**Fig. 8 Xactix X2B  $\text{XeF}_2$  etching system**

#### **4.3.2 Materials and Processing**

Materials etched: Si

Mask: Photoresists (AZ 5214, AZ9245, AZ 9260), Ti, Ni

Etch rates: up to 1  $\mu\text{m}/\text{min}$

Selectivity: Nearly infinite to photoresist,  $\text{SiO}_2$ ,  $\text{SiN}$ , Al

Base recipe:

Etch: 2-20-20: 2-Torr sublimation, 20-Torr expansion, 20-s etch

### **4.3.3 Example Applications**

- Release of MEMS canterlevers
- IR bolometer suspended structure release
- Free-standing platinum (Pt) specimens for mechanical testing<sup>7</sup>

## **4.4 Primaxx MEMS-CET HF Vapor Etcher**

---

### **4.4.1 Model and Specifications**

Model: MEMS-CET (Fig. 9)

Specifications:

- Ceramic pins: 150-mm wafers, pocket handling wafer for smaller substrates
- Process gases: HF, ethanol,  $\text{N}_2$
- Three-wafer, manual loading



**Fig. 9 Primaxx MEMS-CET HF vapor etcher**

#### **4.4.2 Materials and Processing**

Materials etched:  $\text{SiO}_2$

Mask: Si, Ni

Etch rates: 1500 Å/min

Selectivity: typically 200:1

Base recipe:

Undercut etch: P = 125 T, HF/ethanol/ $\text{N}_2$  = 600/450/1000 sccm, 900 s

Processing requirements:

No photoresists or polymers. If material cannot withstand aqueous HF, do not put into process chamber.

#### **4.4.3 Example Applications**

- Release of MEMS devices: bolometers, cantilevers.
- Buried oxide etch and release of stators for integrated thin-film piezoelectric traveling wave motors at ARL<sup>8</sup>

## 5. Tools for Photoresist Stripping and Wafer Cleaning

---

### 5.1 Purpose

---

These tools generate a plasma to strip photoresist masks (typically post-etch) and for removing post-develop residues before a deposition or etch.

### 5.2 Axcelis 200ES Downstream Asher

---

#### 5.2.1 Model and Specifications

Model: 200ES-US (Fig. 10)

Specifications:

- Quartz pins: 100-mm wafers (left cassette), 150-mm wafers (right cassette)
- End point: OES
- Process gases: O<sub>2</sub>, CF<sub>4</sub>, N<sub>2</sub>H<sub>2</sub>
- Microwave: 2450 MHz
- 25-wafer cassette loaded



Fig. 10 Axcelis 200ES Downstream Asher

#### 5.2.2 Materials and Processing

Materials etched: photoresists (AZ 5214, AZ9245, AZ 9260)

Etch rates: varies, about 500 nm/min

Selectivity: N/A

Base recipe:

Etch: P = 1.5 T, O<sub>2</sub>/N<sub>2</sub>H<sub>2</sub> = 700/300 sccm, microwave = 1500/50 W, T = 270 °C  
(quartz lamp heated), t = 200 s

Processing requirements:

Backside of wafer must be clean. Wafer is supported on three quartz pins, and thermocouple contacts backside of wafer.

### **5.2.3 Example Applications**

- Photoresist mask removal
- Descum prior to deposition or etch processes

## **5.3 Anatech SCE1000 Barrel Asher**

---

### **5.3.1 Model and Specifications**

Model: SCE1000 (Fig. 11)

Specifications:

- Quartz tray: 200-mm wafers and smaller
- Process gases: O<sub>2</sub>, CF<sub>4</sub>, CHF<sub>3</sub>
- RF: 13.56 MHz
- Manual loading



**Fig. 11 Anatech SCE1000 Barrel Asher**

### **5.3.2 Materials and Processing**

Materials etched: SiO<sub>2</sub>, photoresists (AZ 5214, AZ9245, AZ 9260)

Etch rates: varies, about 20 nm/min

Selectivity: N/A

Base recipe:

Etch: P = 1T, O<sub>2</sub> = 200 sccm, RF = 200 W

Processing requirements: N/A

### **5.3.3 Example Applications**

- O<sub>2</sub> descum

## 5.4 UVOCS Ozone Cleaner

---

### 5.4.1 Model and Specifications

Model: T10X10-OES (Fig. 12)

Specifications:

- Steel tray: 250 mm
- Process gases: ambient air
- UV lamps



Fig. 12 UVOCS ozone cleaner

### 5.4.2 Materials and Processing

Materials etched: carbon-based residues

Etch rates: varies, about 2 nm/min

Selectivity: N/A

Base recipe: quartz ozone generator has no user inputs

Etch:  $t = 60$  s

Processing requirements:

No toxic substances

### 5.4.3 Example Applications

- Descum
- Surface treatment

## 5.5 PVA Tepla Ion 40

---

### 5.5.1 Model and Specifications

Model: IoN 40 (Fig. 13)

Specifications:

- Al trays: five trays, each handles up to 200-mm substrates
- Gases: O<sub>2</sub>, CF<sub>4</sub>, CHF<sub>3</sub>, N<sub>2</sub>
- RF: 13.56 MHz



Fig. 13 PVA Tepla Ion 40

### 5.5.2 Materials and Processing

Materials etched: photoresists (AZ 5214, AZ9245, AZ 9260)

Etch rates: varies, up to 500 nm/min

Selectivity: N/A

Base recipe:

Etch: P = 1T, O<sub>2</sub> = 200 sccm, RF = 500 W, t = 20 min

Processing requirements:

Bottom of wafer must be clean and not leave residues on wafer trays.

### **5.5.3 Example Applications**

- Photoresist strip
- Descum
- Surface activation

## **5.6 PVA Tepla Ion Wave 10**

---

### **5.6.1 Model and Specifications**

Model: IoN Wave 10 (Fig. 14)

Specifications:

- Al tray (cooled): up to 200-mm substrate
- Gases: O<sub>2</sub>, CF<sub>4</sub>, CHF<sub>3</sub>, N<sub>2</sub>
- Microwave: 2450 MHz



**Fig. 14 PVA Tepla Ion Wave 10**

### **5.6.2 Materials and Processing**

Materials etched: photoresists (AZ 5214, AZ9245, AZ 9260), SU-8

Etch rates: varies, about 200 nm/min

Selectivity: N/A

Base recipe:

Etch: P = 5 mT, CHF<sub>3</sub>/CF<sub>4</sub> = 5/15 sccm, ICP/Bias = 500/50 W, He = 2T, T = 25 °C

Processing requirements: N/A

### **5.6.3 Example Applications**

- SU-8 ashing
- Temperature-sensitive device processing

## 6. Tools for Etching PZT and Metals

---

### 6.1 Purpose

---

This tool removes materials via ion milling, using inert Ar atoms to physically bombard and sputter-off materials. When Ar is used as the source gas, the etch is purely physical as opposed to other etch tools at ARL in which the plasma generated uses both a chemical and physical component to etch various materials. Ion milling is typically used if there is not a plasma gas chemistry available to etch the material. Selectivity between the mask and the material to be etched is typically lower than using plasma etching. Typical masks are photoresist and “hard” metal masks such as Ni or chromium. Because of the physical nature of ion milling, this tool generally creates greater surface damage on the etched surface than an etch using a gas plasma with a chemical etch component.

### 6.2 4Wave Planetary Stage Ion Beam Etcher (PSIBE)

---

#### 6.2.1 Model and Specifications

Model: 4W-PSIBE (Fig. 15)

Specifications:

- Mechanical clamp (stainless): 150-mm wafers, with ring inserts for 100-mm wafers
- Three platens, planetary stage
- End point: Hiden mass spectrometer
- Gases: Ar, CF<sub>4</sub>, O<sub>2</sub>, or N<sub>2</sub>



Fig. 15 4Wave PSIBE

## 6.2.2 Materials and Processing

Materials etched: PZT, BST, Ti, Pt, Ni, gold, ruthenium, chromium, SiO<sub>2</sub> (nonvolatile materials)

Mask: photoresists (AZ 5214, AZ9245, AZ 9260), Ti, Ni

Etch rates: 50–900 Å/min (estimate using sputter yield of material)

Selectivity: typically 1:1

Base recipe: V<sub>beam</sub> = 650 V; I<sub>beam</sub> = 700 mA, V<sub>acc</sub> = 195 V, Ar = 20.85 sccm, angle = 95°, stage rotation = 5 rpm

## 6.2.3 Example Applications

- Contact beams in piezoelectric actuators at ARL<sup>9</sup>
- Multilayer films with end-pointing on specific layer

## 7. 10-Year Plan

---

The following are recommendations and justifications for future acquisition and expansion of dry-etch processing tools at ARL's SEMASC Cleanroom Research Facility.

- Cross contamination control. Additional tools and/or process chambers to allow dedication of chambers for particular etches. Residues from etching one material can be detrimental to the process for etching another material. The etch used for quantum well IR photodetector devices is one example at ARL. A wet clean of the chamber (exposed to toxic materials) after approximately 10 h of dry etching is required to restore etch rates and selectivity for particular processes.
- Load lock systems. Anytime a chamber is vented to atmosphere, the conditioning of the chamber is affected and will impact process control. In addition, a load lock minimizes user exposure to hazardous materials.
- Integrated process control and diagnostics: OES, residual gas analyzer, and mass spectrometer. These are essential to monitor a process chamber to detect process drifts due to the wide variety of materials introduced to research equipment.
- Additional tools to accommodate the numerous substrate form factors. This will reduce downtimes required to swap fixturing for each user need and variation of process conditioning each time the process chamber is vented.

- Atomic layer etching tools. These will be needed to controllably remove the very thin layers of new devices. Current tooling was designed for high-speed manufacturing and high etch rates. Newer applications require removal rates of atomic layers per second.
- Flexibility and capability. Tools with expanded gas-delivery cabinets provide additional gas-chemistry options for the researchers and extend the usefulness of the tools.

## **8. Conclusion**

---

A review of the current dry-etching equipment available at ARL's SEMASC cleanroom was presented. For applicability to your particular program or project, you are encouraged to contact the point of contact for the tools. Tool modifications are made on a continuing basis to accommodate the many users of the cleanroom.

## 9. References

---

1. Smith GL, Pulskamp JS, Sanchez LM, Potrepka DM, Proie RM, Ivanov TG, Rudy RQ, Nothwang WD, Bedair SS, Meyer CD, Polcawich R. PZT-based piezoelectric MEMS technology. *J Am Ceram Soc.* 2012;95(6):1777–1792.
2. Choi KK, Dang G, Little J, Leung KM, Tamir T. Quantum grid infrared spectrometer. *Appl Phys Lett.* 2004;84:4439–4441.
3. Tachi S, Tsujimoto K, Okudaira S. Low-temperature reactive ion etching and microwave plasma etching of silicon. *Appl Phys Lett.* 1988 Feb;52(8):616–618.
4. Zhou W, Dang G, Taysing-Lara M, Karagodsky V, Sun T, ChangHasnain C. Slow-light high contrast metastructure hollow-core waveguides. *Proc SPIE.* 2012;8270:827009.
5. Litz M, Ray W, Russo J, Kelley S, Smith J. Planar homojunction gallium nitride (GaN) p-i-n device evaluated for betavoltaic energy conversion: measurement and analysis. Army Research Laboratory (US); 2016 Sept. Report No.: ARL-TR-7801.
6. Farrell ME, Grutter K, Powers MA, Pellegrino PM. Fabrication and characterization of the US Army Research Laboratory surface enhanced raman scattering (SERS) substrates. Army Research Laboratory (US); 2017 Nov. Report No.: ARL-TR-8226.
7. Meirom RA, Clark T, Polcawich R, Pulskamp J, Dubey M, Muhlstein CL. Velocity-dependent fatigue crack paths in nanograined Pt films. *Phys Rev Lett.* 2008;101:085503–085504.
8. Smith GL, Rudy RQ, DeVoe DL, Polcawich RG. Integrated thin-film piezoelectric traveling wave ultrasonic motors. Proceedings of the 16th International Solid-State Sensors, Actuators and Microsystems Conference; 2011 June. IEEE Xplore; 2011 Aug 1. <https://ieeexplore.ieee.org/document/5969627>.
9. Polcawich RG, Pulskamp JS, Judy D, Ranade P, Trolrier-McKinstry S, Dubey M. Surface micromachined microelectromechanical ohmic series switch using thin-film piezoelectric actuators. *IEEE Trans Microw Theory Tech.* 2007;55:2642.

## List of Symbols, Abbreviations, and Acronyms

---

Al	aluminum
Ar	argon
ARL	Army Research Laboratory
CHF <sub>3</sub>	fluoroform or trifluoromethane
Dep	deposition
DEVCOM	US Army Combat Capabilities Development Command
DSE	deep silicon etcher
echuck	electrostatic chuck
GaN	gallium nitride
H <sub>2</sub>	hydrogen
HF	hydrogen fluoride
ICP	inductively coupled plasma
IR	infrared
ISM	inductively super magnetron
mT	milliTorr
Ni	nickel
O <sub>2</sub>	oxygen
OES	optical emission spectroscopy
PSIBE	planetary stage ion beam etcher
Pt	platinum
PZT	lead zirconate titanate
RF	radio frequency
RIE	reactive ion etching
sccm	standard cubic centimeters per minute
SEMASC	Specialty Electronic Materials and Sensors Cleanroom
SF <sub>6</sub>	sulfur hexafluoride
Si	silicon
SiC	silicon carbide

SiO <sub>2</sub>	silicon dioxide
SOI	silicon on insulator
Ti	titanium
TSV	through silicon via
UV	ultraviolet
XeF <sub>2</sub>	xenon fluoride

1 DEFENSE TECHNICAL  
(PDF) INFORMATION CTR  
DTIC OCA

1 DEVCOM ARL  
(PDF) FCDD RLD DCI  
TECH LIB

1 DEVCOM ARL  
(PDF) FCDD RLS  
G DANG  
FCDD RLS F  
N MARK