Parallel Hybrid Adder

Abstract

The present invention is directed to a adder for digital circuitry. More particularly the invention is directed toward an efficient, multistage adder.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Dec 16, 2020
Accession Number
AD1128715

Entities

People

  • Makia S. Powell

Organizations

  • Naval Undersea Warfare Center

Tags

Communities of Interest

  • Advanced Electronics

DTIC Thesaurus Topics

  • Algorithms
  • Attorneys
  • Circuits
  • Complementary Metal-Oxide Semiconductors
  • Computations
  • Field Programmable Gate Arrays
  • Governments
  • Integrated Circuits
  • Inventions
  • Logic
  • Logic Devices
  • Logic Gates
  • Parallel Computing
  • Patent Applications
  • Patents
  • Segmented
  • Semiconductors
  • Undersea Warfare
  • United States
  • Warfare