



ARL-TR-9272 • August 2021



# Thermal-Mechanical Stress Limitations for Through-Wafer Vias and Implications for Wafer-Level Packaging

by Robert Benoit, Henry Gagliardi, Ryan Knight, and Jeffrey Pulskamp

Approved for public release: distribution unlimited.

## **NOTICES**

### **Disclaimers**

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer's or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.



# **Thermal-Mechanical Stress Limitations for Through-Wafer Vias and Implications for Wafer- Level Packaging**

**Robert Benoit, Ryan Knight, and Jeffrey Pulskamp**

*Sensors and Electron Devices Directorate, DEVCOM Army Research Laboratory*

**Henry Gagliardi**

*Dept. of Mechanical Engineering, Rochester Institute of Technology*

**REPORT DOCUMENTATION PAGE**

*Form Approved  
OMB No. 0704-0188*

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden, to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.

**PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.**

<b>1. REPORT DATE (DD-MM-YYYY)</b> August 2021		<b>2. REPORT TYPE</b> Technical Report		<b>3. DATES COVERED (From - To)</b> 1 October 2019–30 September 2020	
<b>4. TITLE AND SUBTITLE</b> Thermal-Mechanical Stress Limitations for Through-Wafer Vias and Implications for Wafer-Level Packaging				<b>5a. CONTRACT NUMBER</b>	
				<b>5b. GRANT NUMBER</b>	
				<b>5c. PROGRAM ELEMENT NUMBER</b>	
<b>6. AUTHOR(S)</b> Robert Benoit, Henry Gagliardi, Ryan Knight, and Jeffrey Pulskamp				<b>5d. PROJECT NUMBER</b>	
				<b>5e. TASK NUMBER</b>	
				<b>5f. WORK UNIT NUMBER</b>	
<b>7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)</b> DEVCOM Army Research Laboratory ATTN: FCDD-RLS-SA 2800 Powder Mill Rd Adelphi, MD 20783-1138				<b>8. PERFORMING ORGANIZATION REPORT NUMBER</b>  ARL-TR-9272	
<b>9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)</b>				<b>10. SPONSOR/MONITOR'S ACRONYM(S)</b>	
				<b>11. SPONSOR/MONITOR'S REPORT NUMBER(S)</b>	
<b>12. DISTRIBUTION/AVAILABILITY STATEMENT</b> Approved for public release: distribution unlimited.					
<b>13. SUPPLEMENTARY NOTES</b> ORCID ID: Benoit, 0000-0002-3728-6706					
<b>14. ABSTRACT</b> Solid copper through-silicon vias (TSVs) fabricated in silicon (Si)-on-insulator wafers failed during subsequent thermal processing. A study of stress, induced by coefficient of thermal expansion (CTE) mismatch with the surrounding Si, was conducted as a cause of failure mechanisms for the TSVs. Three-dimensional thermal-mechanical models of via structures under the thermal conditions of die-attach (200–300 °C) were simulated in ANSYS to gain a better understanding of the thermal stresses seen within the vias and surrounding silicon. Models show that the stress in the copper TSV (>800 MPa) can be well over the yield strength of the material (210 MPa). Further studies were conducted using tungsten (lower CTE, higher yield strength) and hollow-via geometries to find more robust fabrication solutions capable of withstanding higher thermal budgets.					
<b>15. SUBJECT TERMS</b> through-silicon via, TSV, TSV robustness, microfabrication, wafer-level packaging					
<b>16. SECURITY CLASSIFICATION OF:</b>			<b>17. LIMITATION OF ABSTRACT</b>  UU	<b>18. NUMBER OF PAGES</b>  17	<b>19a. NAME OF RESPONSIBLE PERSON</b> Robert Benoit
<b>a. REPORT</b> Unclassified	<b>b. ABSTRACT</b> Unclassified	<b>c. THIS PAGE</b> Unclassified			<b>19b. TELEPHONE NUMBER (include area code)</b> (301) 394-0607

Standard Form 298 (Rev. 8/98)  
Prescribed by ANSI Std. Z39.18

## **Contents**

---

<b>List of Figures</b>	<b>iv</b>
<b>List of Tables</b>	<b>iv</b>
<b>1. Introduction</b>	<b>1</b>
<b>2. Wafer-Level Packaging Fabrication Process</b>	<b>1</b>
<b>3. Via Fabrication Issues</b>	<b>2</b>
<b>4. Thermal Stress Simulations</b>	<b>4</b>
<b>5. Conclusion</b>	<b>6</b>
<b>6. References</b>	<b>7</b>
<b>Appendix. Material Properties</b>	<b>8</b>
<b>List of Symbols, Abbreviations, and Acronyms</b>	<b>10</b>
<b>Distribution List</b>	<b>11</b>

## List of Figures

---

---

Fig. 1	Cross section of via fabrication and QMG packaging processes (not to scale) .....	2
Fig. 2	Scanning electron microscopy (SEM) cross section of filled via before CMP. The protrusions on the right side of the via are where copper smeared across the cross section of the wafer during dicing and not fabrication related. ....	3
Fig. 3	SEM of damaged wafer after CMP. Voids formed and device layer is partially delaminated.....	3
Fig. 4	Simulated maximum stress in the solid via material as a function of temperature .....	5
Fig. 5	Cross-sectional image of typical results from ANSYS simulations of (a) solid via and (b) hollow via simulations.....	5
Fig. 6	ANSYS simulation results for the maximum stress vs. via wall thickness for various via diameters.....	6

## List of Tables

---

---

Table 1	Table of mesh settings used for finite element analysis. Tetrahedral elements were used for all simulations. A mesh refinement = 1 was carried out on the sidewalls of the vias. ....	4
---------	---	---

## 1. Introduction

---

---

Quadrupole mass gyroscopes (QMG) are resonant microelectromechanical system sensors used to monitor position by detecting changes in Coriolis acceleration. QMGs require ultra-low vacuum packaging to achieve high Qs at their resonance frequency. State-of-the-art technology at the US Army Combat Capabilities Development Command Army Research Laboratory is capable of packaging QMGs at the die-level with less than 1- $\mu$ Torr internal pressure.<sup>1</sup> Unfortunately, drawbacks of this method include long turnaround times and low-volume production, which means important information on device yield and uniformity across the wafer is difficult to collect. Packaging these devices at the wafer scale would increase the throughput from four devices to 150 devices in a fabrication run. Wafer mapping of device performance would be possible and not only would the pace of research increase, but having a fully packaged product would increase the likelihood of technology transition to Department of Defense contractors. A final benefit is the form of device/package co-design as package requirements (dimensions, design rules, materials, etc.) can limit the performance of the QMG—and vice versa.

## 2. Wafer-Level Packaging Fabrication Process

---

---

There are many different ways to package at the wafer scale (multiple); this work utilizes a through-silicon via (TSV) placed in the cap (Fig. 1) as it minimizes device footprint to QMG die size, and the cap and device wafers can be built in parallel, reducing fabrication time. QMGs are defined lithographically and etched out of a 100- $\mu$ m thick device layer of a silicon-on-insulator (SOI) wafer. Cap wafers are also built using a SOI wafer. A deep reactive ion etch (DRIE) is used to create the vias in the 100- $\mu$ m-thick high-resistivity ( $>10k \Omega\text{cm}$ ) device layer (Fig. 1b). The wafer is then thermally oxidized to grow a 2- $\mu$ m silicon dioxide diffusion barrier followed by a reactive ion etch to punch through the buried oxide (BOX) layer (Fig. 1c). A titanium/copper (0.02/3  $\mu$ m) seed layer is sputtered over the wafer and the vias are filled with copper by electroplating (Fig. 1d). The copper is annealed at 300 °C for 24 h to drive out contaminants, promote grain growth, and improve the conductivity of the material. The vias are then chemical mechanical polished (CMP) to remove the excess copper around the vias (Fig. 1e). Titanium/gold (0.02/0.730  $\mu$ m) contact pads and routing traces are deposited for gold-tin eutectic bonding to the QMG wafer (Fig. 1f), and optional cavities can be formed using DRIE and getters deposited to keep package pressure stable can be deposited into the cavities (Fig. 1g). At this point, the cap wafer is flipped over and aligned with the device wafer and the two are placed in a vacuum chamber and bonded together

(Fig. 1h). The handle of the cap SOI wafer is removed (Fig. 1i) and subsequent metallization can be deposited (Fig. 1j).






Fig. 1 Cross section of via fabrication and QMG packaging processes (not to scale)

### 3. Via Fabrication Issues

Cap wafers were fabricated up through step (e) of Fig. 1, but work was halted when the wafers were damaged after the CMP step (Fig. 1e). Inspection of a sacrificial wafer (Fig. 2) prior to annealing and CMP showed that vias were completely filled with no voids. After wafers came back from CMP, large regions of the device layer were delaminated around vias and many vias had significant voiding (Fig. 3). It was hypothesized that stress generated during the 300 °C anneal due to coefficient of thermal expansion (CTE) mismatch is what caused the voiding and the delamination of the SOI device layer.



**Fig. 2** Scanning electron microscopy (SEM) cross section of filled via before CMP. The protrusions on the right side of the via are where copper smeared across the cross section of the wafer during dicing and not fabrication related.



**Fig. 3** SEM of damaged wafer after CMP. Voids formed and device layer is partially delaminated.

## 4. Thermal Stress Simulations

Stresses due to thermal expansion are a major area of concern for packaged QMG devices as elevated temperatures are routinely reached during fabrication and assembly. Typical die attach solder reflow temperatures can reach as high as 285 °C. To try to understand this issue, 3-D models of circular via structures were created using SolidWorks. These models consisted of filled and hollow vias with diameters of 10, 25, 50, and 70  $\mu\text{m}$ . The hollow vias had a sidewall/bottom thickness ranging from 1 to 5  $\mu\text{m}$  at 0.2- $\mu\text{m}$  intervals. To reduce computation time, the 3-D model was divided symmetrically into a quarter model and symmetry planes were used as boundary conditions. The models were meshed (Table 1) and simulated using ANSYS Mechanical (finite element analysis). The analysis was steady-state cooling from various thermal conditions the devices could see during fabrication or soldering (200, 250, or 300 °C) to room temperature (25 °C). This gave us a large quantity of data points allowing us to approximate the max stresses and understand where they occur. The vias were also simulated using two different metals: copper (CTE = 16.7 ppm/C at 25 °C) and tungsten (4.3 ppm/C at 25 °C). The surrounding silicon was treated using the orthorhombic model developed by Hopcroft et al.<sup>2</sup> Changes in the CTE of the materials with temperature was also taken into account and the material models are listed in the Appendix.

**Table 1** Table of mesh settings used for finite element analysis. Tetrahedral elements were used for all simulations. A mesh refinement = 1 was carried out on the sidewalls of the vias.

	Via diameter ( $\mu\text{m}$ )	10	25	50	70
	Via element size ( $\mu\text{m}$ )	2	2.5	5	5
<b>Filled vias</b>	Via contact element size ( $\mu\text{m}$ )	2.5	2.5	5	5
	Si element size ( $\mu\text{m}$ )	25	25	25	25
	Via element size ( $\mu\text{m}$ )	2	2	2	5
<b>Hollow vias</b>	Via contact element size ( $\mu\text{m}$ )	4	5	5	5
	Si element size ( $\mu\text{m}$ )	25	25	30	25

As seen in Fig. 4, the stress in the copper-filled vias exceeded copper's yield strength (~100 MPa) in every simulation. This explains how the delamination of the SOI device layer (Fig. 3) occurred as stress is generated at the bottom corner of the via (Fig. 5a) during copper annealing. The copper expands more than the surrounding silicon, causing cracks to propagate from the vias along the device layer–BOX interface, resulting in the device layer delamination. It is believed that the plastic deformation of the via causes the material to void while cooling. However, copper can still be considered as an option for via fill due to its available processing methods such as directional electroplating—but thermal budgets must be carefully set to prevent destructive yielding of the vias. In fact, copper is used

throughout the microelectronics industry for vias and interconnects in advanced packaging processes.<sup>3</sup> Tungsten-filled vias were also investigated in this study because the CTE of tungsten is closer to that of Si (2.6 ppm/C at 25 °C), which will result in lower stresses due to thermal effects. In both solid and hollow via simulations, the maximum stress inside the tungsten via was approximately 3× lower (Fig. 4) than copper and did not exceed tungsten’s yield strength (980 MPa).




Fig. 4 Simulated maximum stress in the solid via material as a function of temperature





Fig. 5 Cross-sectional image of typical results from ANSYS simulations of (a) solid via and (b) hollow via simulations

Both filled and hollow vias had a positive linear trend for maximum stress within the via as temperature increases, as would be expected. Maximum stress within the hollow copper vias also exceeds the yield strength of copper; however, this simulation does not take into account plastic deformation of the copper in this hollow via simulation. In actuality, the hollow via has space that allows expansion of the copper during plastic deformation at higher temperature anneals, and still might be a viable alternative fabrication process. The hollow vias also returned an interesting trend where the maximum stress decreased as the via wall thickness increased (Fig. 6) but the mechanisms for this trend are unclear at this time.



**Fig. 6** ANSYS simulation results for the maximum stress vs. via wall thickness for various via diameters

## 5. Conclusion

An experimental microfabrication process for copper TSVs resulted in catastrophic failure of the SOI substrates with the embedded vias. Thermal-mechanical simulations in ANSYS suggest failures are caused by stress generated from the CTE mismatch between the copper and surrounding silicon during a 300 °C anneal. This stress causes cracks and macro-scale delamination in the SOI device layer containing the vias. Simulations show that annealing the copper at a lower temperature might still generate stress to cause failures and the fabrication process development was abandoned. Additional simulations suggest that using another material, such as tungsten, might be a better approach for this type of TSV fabrication.

## 6. References

---

- 1 Knight RR, DeVoe DD, Polcawich RG, Pulskamp JS, Power BK. Micro-torr vacuum packaging of gettered ceramic chip carriers. 2019 IEEE International Symposium on Inertial Sensors and Systems (INERTIAL); 2019; Naples, FL. p. 1–4. doi: 10.1109/ISISS.2019.8739428.
- 2 Hopcroft MA, Nix WD, Kenny TW. What is the Young's modulus of silicon? J MEMS. 2019;19(2):229–238. doi: 10.1109/JMEMS.2009.2039697.
- 3 Lau JH, Lee CK, Premachandran CS, Aibin Y. Advanced MEMS packaging. McGraw Hill Companies, Inc; 2010. ISBN: 978-0-07-162623-1.

## **Appendix. Material Properties**

---

---

Copper:

<b>Density</b>	8933 kg/m <sup>3</sup>
<b>Young's modulus</b>	128 GPa
<b>Poisson's ratio</b>	0.33
<b>CTE @ temp (C)</b>	$\alpha$ (1/C)
25	1.676E-05
75	1.714E-05
125	1.756E-05
175	1.793E-05
225	1.827E-05
275	1.859E-05
325	1.891E-05

Silicon:

<b>Density</b>	2330 kg/m <sup>3</sup>
<b>Young's modulus</b>	1.65 GPa
<b>Poisson's ratio</b>	0.1
<b>CTE @ temp (C)</b>	$\alpha$ (1/C)
20	2.57E-06
25	2.63E-06
75	2.97E-06
125	3.24E-06
175	3.44E-06
225	3.6E-06
275	3.73E-06
325	3.84E-06

Tungsten:

<b>Density</b>	19300 kg/m <sup>3</sup>
<b>Young's modulus</b>	400 GPa
<b>Poisson's ratio</b>	0.28
<b>CTE @ temp (C)</b>	$\alpha$ (1/C)
0	4.3E-06
25	4.3E-06
75	4.4E-06
150	4.5E-06
250	4.6E-06
300	4.7E-06

## List of Symbols, Abbreviations, and Acronyms

---

3-D	3-dimensional
ARL	Army Research Laboratory
BOX	buried oxide
CMP	chemical mechanical polished
CTE	coefficient of thermal expansion
DEVCOM	US Army Combat Capabilities Development Command
DRIE	deep reactive ion etch
QMG	quadrupole mass gyroscope
SEM	scanning electron microscopy
SOI	silicon-on-insulator
TSV	through-silicon via

1 DEFENSE TECHNICAL  
(PDF) INFORMATION CTR  
DTIC OCA

1 DEVCOM ARL  
(PDF) FCDD RLD DCI  
TECH LIB

3 DEVCOM ARL  
(PDF) FCDD RLS SA  
R BENOIT  
R KNIGHT  
J PULSKAMP