



ARL-TN-1114 • MAR 2022



# Development of an RF-Link for Secondary-Side Control of Power Conversion Systems

by C Wesley Tipton IV and Donald H Porschet

Approved for public release: distribution unlimited.

## **NOTICES**

### **Disclaimers**

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer's or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.



# Development of an RF-Link for Secondary-Side Control of Power Conversion Systems

**C Wesley Tipton IV and Donald H Porschet**  
*DEVCOM Army Research Laboratory*

**REPORT DOCUMENTATION PAGE**

*Form Approved  
OMB No. 0704-0188*

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden, to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.

**PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.**

<b>1. REPORT DATE (DD-MM-YYYY)</b> March 2022		<b>2. REPORT TYPE</b> Technical Note		<b>3. DATES COVERED (From - To)</b> December 2021–February 2022	
<b>4. TITLE AND SUBTITLE</b> Development of an RF-Link for Secondary-Side Control of Power Conversion Systems				<b>5a. CONTRACT NUMBER</b>	
				<b>5b. GRANT NUMBER</b>	
				<b>5c. PROGRAM ELEMENT NUMBER</b>	
<b>6. AUTHOR(S)</b> C Wesley Tipton IV and Donald H Porschet				<b>5d. PROJECT NUMBER</b>	
				<b>5e. TASK NUMBER</b>	
				<b>5f. WORK UNIT NUMBER</b>	
<b>7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)</b> DEVCOM Army Research Laboratory ATTN: FCDD-RLS-CP Adelphi, MD 20783				<b>8. PERFORMING ORGANIZATION REPORT NUMBER</b>  ARL-TN-1114	
<b>9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)</b>				<b>10. SPONSOR/MONITOR'S ACRONYM(S)</b>	
				<b>11. SPONSOR/MONITOR'S REPORT NUMBER(S)</b>	
<b>12. DISTRIBUTION/AVAILABILITY STATEMENT</b> Approved for public release: distribution unlimited.					
<b>13. SUPPLEMENTARY NOTES</b> ORCID IDs: C Wesley Tipton, 0000-0003-3180-5330; Donald H Porschet, 0000-0001-5655-8669					
<b>14. ABSTRACT</b> In this note, we describe the development of an RF-based data link used to transfer power regulation information in a wireless power transfer system. This approach has been taken to reduce the weight of the secondary-side converter. A 434 MHz, frequency-shift keying transceiver is employed to relay control feedback information at a rate of 31.25 kbps.					
<b>15. SUBJECT TERMS</b> power conversion, secondary-side control, wireless power transfer, data link, battery charging					
<b>16. SECURITY CLASSIFICATION OF:</b>			<b>17. LIMITATION OF ABSTRACT</b>  UU	<b>18. NUMBER OF PAGES</b>  27	<b>19a. NAME OF RESPONSIBLE PERSON</b> C Wesley Tipton
<b>a. REPORT</b> Unclassified	<b>b. ABSTRACT</b> Unclassified	<b>c. THIS PAGE</b> Unclassified			<b>19b. TELEPHONE NUMBER (Include area code)</b> (301) 394-5534

Standard Form 298 (Rev. 8/98)  
Prescribed by ANSI Std. Z39.18

## **Contents**

---

<b>List of Figures</b>	<b>iv</b>
<b>List of Tables</b>	<b>iv</b>
<b>1. Introduction</b>	<b>1</b>
<b>2. System Description</b>	<b>1</b>
2.1 RF-Link Transmitter	2
2.2 RF-Link Receiver	7
<b>3. Summary</b>	<b>10</b>
<b>4. References</b>	<b>11</b>
<b>Appendix A. RF-Link Transmitter Schematic</b>	<b>12</b>
<b>Appendix B. RF-Link Receiver Schematic</b>	<b>15</b>
<b>Appendix C. Manchester Decoder State Machine Description</b>	<b>18</b>
<b>List of Symbols, Abbreviations, and Acronyms</b>	<b>20</b>
<b>Distribution List</b>	<b>21</b>

## List of Figures

---

Fig. 1	Isolated, wireless power transfer system .....	2
Fig. 2	Simplified diagram of RF-link transmitter .....	2
Fig. 3	Manchester encoding waveforms .....	3
Fig. 4	Manchester encoded data frame.....	4
Fig. 5	Circuit model of the power amplifier filter and matching circuits .....	4
Fig. 6	Constant-resistance/reactance Smith chart of the filter and matching circuits.....	5
Fig. 7	RF-link transmitter assembly .....	7
Fig. 8	Simplified block diagram of RF-link receiver .....	8
Fig. 9	Data frame synchronization and sampling.....	9
Fig. 10	RF-link receiver assembly .....	9

## List of Tables

---

Table 1	MAX7060 firmware configuration values.....	6
Table 2	MAX1471 firmware configuration values.....	8
Table C-1	Manchester decoder state machine description.....	19

## 1. Introduction

---

---

Power conversion systems are usually tightly coupled in that current and/or voltage feedback signals are connected directly to the control electronics. In applications requiring galvanic isolation, direct connection is not allowed and there is an option of having primary-side control (PSC) or secondary-side control (SSC).<sup>1</sup> When using PSC, the value of the converter's output is inferred from the value of a primary-side parameter. Of course, the relationship between the output value and parameter value must be known and fixed. In SSC, the output value is measured on the secondary side and that value is transmitted to the controller. Inductive, capacitive, and/or optical devices are often placed in the feedback path to achieve isolation. In applications where there are physical barriers, such as implantable medical devices, it is possible to use same path of electro-magnetic energy transfer to power and provide feedback to regulate that power.<sup>2</sup>


In this note, we describe the design and implementation of an RF-based data link used to transfer control information in an SSC system with the goal of reducing the mass of the secondary-side power conversion system. We will not present the operational theory or performance of the link in this note.

## 2. System Description

---

---


Consider the wireless power transfer system of Fig. 1 where there exists a fixed charging station and a mobile, perhaps autonomous, vehicle. Furthermore, because of operational requirements, these systems may be loosely coupled both physically and electrically during charging. It is desired to charge the battery source of the mobile platform using power transmitted by the fixed platform. Electrical power is to be transferred through an air-core transformer whereas control feedback information is transferred through an independent RF data link. Minimizing the weight of the mobile system is of prime importance. In this, like other battery-charging applications, we require two feedback variables: battery voltage and charging current. Given that 8-bit resolution is sufficient, and assuming additional bits for start, stop, and error-checking information, we can estimate a message length of 24 bits. Because the load changes relatively slowly, we expect that a control loop update rate of 1 kHz is adequate and, therefore, a data rate of at least 24 kbps is needed. This rate may be surpassed by all modern communications equipment and protocols; however, few (if any) of these have the low latency required by real-time control applications.



**Fig. 1 Isolated, wireless power transfer system**

## 2.1 RF-Link Transmitter

A simplified block diagram of the RF-link transmitter is shown in Fig. 2 and its electrical schematic is given in Appendix A. There are two analog (0 to 3 V) channels and two digital channels. The analog channels provide voltage and current feedback information whereas the digital signals may be used to convey status or other command information.



**Fig. 2 Simplified diagram of RF-link transmitter**

The analog signals are fed to a pair of AD7741, voltage-to-frequency converters by Analog Devices. The AD7741 is clocked at 6 MHz ( $f_{v-f}$ ) and its output contains a fixed-width pulse at a frequency modulated by the analog input. At the full-scale input voltage, the output frequency is  $0.45f_{v-f}$  and at zero-scale, the output frequency is  $0.05f_{v-f}$ . The waveform frequency is converted to its binary representation by a gated counter. Given that an 8-bit value is desired, the maximum


count ( $count_{max}$ ) of 255 can be achieved at the highest frequency by applying a gate with duration of

$$t_{gate} = \frac{0.45f_{v-f}}{count_{max}}. \quad (1)$$

At the selected gating time of 92  $\mu$ s, the full-scale count will be 248 and the corresponding zero-scale count will be 28.

The two analog counter values and the two digital inputs (now expanded to an 8-bit status byte) are fed to a multiplexer, which scans these three input values and outputs one of them, with a corresponding 2-bit identifier, to the encoder. The Channel 1 and Channel 2 count values are alternately sent to the encoder to maximize the update rate of these feedback variables. Being of lower priority, the status byte is only sent if the status value has changed since the last byte sequence or after every eighth byte of analog count.


The encoder uses the data byte and byte identifier to form the data frame to be transmitted. In this design, the Manchester encoding scheme is used. As shown in Fig. 3, the encoded signal is simply the exclusive-OR of the data value and the 31.25 kHz, bit transmission clock. This method, therefore, encodes the binary value of logic 1 as a falling-edge and logic 0 as a rising-edge and allows for asynchronous transmission at a fixed data rate. All of the digital encoding logic is implemented through the very high-speed integrated circuit (VHSIC) hardware description language (VHDL) and implemented in an Intel, EPM570-series complex programmable-logic device (CPLD) using Intel's Quartus Prime development software.



**Fig. 3 Manchester encoding waveforms**

The data frame format for the link is shown in Fig. 4. Each frame consists of 1 start bit, 2 identifier bits, 8 data bits (and up to 2 stuffing bits), 1 parity bit, and 4 stop bits. Stuffing bits are needed to prevent data bits from being interpreted as stop bits by the receiver. In our transmission scheme, 4 stop bits are used. Therefore, no more than 3 consecutive 1's are allowed in the data frame. The encoder tracks the

data stream and inserts (or stuffs) a “0” after the occurrence of 3 consecutive 1’s. Even parity is calculated by performing an exclusive-OR over the identifier and data bits. Once the frame is formed, it is converted into a serial stream and fed to the RF transmitter.




**Fig. 4 Manchester encoded data frame**

The frequency-shift keying (FSK) transmitter is based on the MAX7060, 280 MHz to 450 MHz programmable transmitter by Maxim-Analog Devices.

The component values selected for the MAX7060 were based on FSK operation at carrier frequency of 433.9 MHz, shift frequencies of  $\pm 50$  kHz, and data transmission rate of 31.25 kbps. Both the MAX7060 data sheet<sup>3</sup> and related application note<sup>4</sup> provide useful information on component selection. The carrier frequency of 433.9 MHz was chosen to lie within the European industrial, scientific, and medical band. This frequency is also within the U.S. 70-cm amateur radio band and, at transmission powers less than 1 W, is available for radio control applications. The MAX7060 has a maximum power rating of 25 mW.

The power amplifier (PA) output impedance matching and filter networks were designed based on the discussions presented in the application note and using online design tools. A simulation model of these circuits is shown in Fig. 5. The 3rd-order, Chebyshev low-pass filter (C22, C23 and L2 in Appendix A) was designed for a corner frequency of approximately 480 MHz and component values were estimated using the online LC Filter Tool.<sup>5</sup>



**Fig. 5 Circuit model of the power amplifier filter and matching circuits**


Where significant, printed circuit board (PCB) trace and via inductance/capacitance were included in the circuit model. Trace inductance was calculated using an online

calculator<sup>6</sup> and trace capacitance was estimated using a published<sup>7</sup> value of 1 pF/in. The value of via inductance associated with capacitors C22 and C23 was estimated using

$$L_{via} \approx 5.08h \left( \ln \left( \frac{2h}{r} \right) + 1 \right), \quad (2)$$

where  $L_{via}$  is via inductance (nH),  $h$  is height of the via (in), and  $r$  is the radius of the via (in).

The impedance matching network (L1 and C21) and the PA's tunable output capacitance are used to match the 50-Ω antenna to the 100-Ω PA output. Fig. 6 shows the constant-resistance/reactance Smith chart for the circuit of Fig. 5. The points on the chart labeled DB1, DB2, and so on, correspond to the circuit components. Using a Smith chart design tool<sup>8</sup> and starting at the antenna (DB1), the unknown component values are varied so that the end-point (DB9) resides on the 100-Ω constant-resistance circle ( $100 + i0 \Omega$ ). The output capacitance of the PA may be varied, through firmware, from 4.5 pF to 12.25 pF in 0.25 pF steps. To begin the graphical design process, the PA output capacitance was set to approximately mid-range (8 pF). Then, the value of C21 was iterated until the path between DP7 and DP8 intersected the point  $100 + i0 \Omega$ . Finally, a minimal, standard-value inductor was chosen for L1 such that the tuning of point DB9 was possible. With the values shown, the PA's load impedance is  $101 - i0.8 \Omega$ .



**Fig. 6** Constant-resistance/reactance Smith chart of the filter and matching circuits

An uSP410, 433 MHz, surface-mounted, monopole antenna from Linx Technologies is used in both transmitter and receiver subsystems. Microstrip transmission line design was performed using an online calculator<sup>9</sup> to ensure a PA-to-antenna trace impedance of 50- $\Omega$  was maintained. A relative dielectric constant value of 4.0 for the PCB dielectric (FR4) and a trace height above ground plane of 0.015 inch were used to determine the desired trace width. The overall dimensions of the antenna ground plane are 1.5 inches by 3.3 inches, which was defined by the uSP410 data sheet<sup>10</sup> as an optimal size. The four-layer PCB design includes a solid ground plane covering the entirety of layer 2 (where layer 1 is the top layer) and power planes are provided on layers 3 and 4 to the greatest extent possible.

As previously mentioned, the operation of the MAX7060 is defined by external biasing components as well as programming internal registers through the SPI bus interface. Table 1 lists the register values used in this application.

**Table 1** MAX7060 firmware configuration values

<b>Register</b>	<b>Value</b>	<b>Register</b>	<b>Value</b>
0x0	0x01	0x8	0x13
0x1	0x1F	0x9	0xB1
0x2	0x6A	0xA	0xF3
0x3	0xF8	0xB	0xB1
0x4	0x00	0xC	0xE6
0x5	0x02	0xD	0xB1
0x6	0x00	0xE	0xDA
0x7	0x00	0xF	0xFF

Note: Table values are hexadecimal.

The prototype transmitter is shown in Fig. 7. The right half of the circuit board contains the monopole antenna and required ground plane.





Fig. 7 RF-link transmitter assembly

## 2.2 RF-Link Receiver

A functional diagram of the receiver is given in Fig. 8 and its schematic is shown in Appendix B. The digital data stream from the FSK receiver is fed to the Manchester decoder, which is implemented as a state machine within the CPLD. The state machine includes logic to synchronize the receiver; detect and extract the identifier, data, and parity bits; and perform parity checking. A more detailed description of the state machine is given in Appendix C. Validated data bytes are stored in registers that may be read by the microcontroller through the Inter-Integrated Circuit (I2C) bus. In this case, the microcontroller also executes the power inverter's control algorithm and would, therefore, have direct access to the feedback values.



**Fig. 8 Simplified block diagram of RF-link receiver**

The FSK receiver is based on the Maxim Integrated MAX1471 super-heterodyne receiver integrated circuit. The MAX1471 theory of operation is given in its data sheet<sup>11</sup> and its configuration is straightforward. In this application, a 45-kHz corner frequency was used ( $1.5 \times$  bit rate) to design the low-pass Bessel data filter. And the data-slicer threshold was generated by the peak-detector circuits. Similar to the FSK transmitter, the MAX1471 is configured for operation by programming its internal registers and these register values are given in Table 2.


**Table 2 MAX1471 firmware configuration values**

Register	Value	Register	Value
0x0	0xB8	0x2	0x40
0x1	0x68	0x3	0x85

Notes: Registers not listed use default values. Table values are hexadecimal.


The most difficult aspect of the decoding process is data frame synchronization. Here, the position of the sampling point, within the bit window, must be established and the start bit must be detected. Figure 9 shows a typical data frame and an expanded view (bit window) of the first bit. A clock frequency of 16 times the bit rate of 31.25 kHz is used to sample the data stream. Due to the nature of the encoding scheme (Fig. 8), we expect that logic values should be stable at points one-quarter and three-quarters into the bit window. To detect the start bit, the received data stream is sampled every  $2 \mu\text{s}$  until a logic transition is detected. At this point, the sampling circuit waits 4 clock cycles ( $8 \mu\text{s}$  or one-quarter of the bit window) before sampling the stream and saving the result in a 10-bit shift register. After this, the stream is sampled and saved every  $16 \mu\text{s}$  and the contents of the shift register are compared to the binary value “1010101001,” which would be present

after 4 stop bits and 1 start bit. If this value is not detected within 32 clock pulses, the detection algorithm is restarted. Once the value is detected, the receiver has been synchronized and the remaining bits within the frame are extracted by sampling every 16  $\mu$ s and assessing edge transitions. The decoder is re-synchronized at the beginning of every data frame.



**Fig. 9 Data frame synchronization and sampling**

The prototype receiver is shown in Fig. 10. Again, the right half of the circuit board contains the monopole antenna and required ground plane.



**Fig. 10 RF-link receiver assembly**

### **3. Summary**

---

This note presents the development highlights of an RF data link for real-time control of a wireless battery charging system. Integrated, transmitter, and receiver circuits greatly simplified the design and the use of a variety of computer-aided analysis tools shortened the design cycle.

## 4. References


---


1. Monolithic Power Systems. Primary-side vs. secondary-side regulation. n.d. [accessed 2022 Feb 2]. <https://www.monolithicpower.com/en/primary-side-vs-secondary-side-regulation>.
2. Wang G, Liu W, Sivaprakasam M, Kendir GA. Design and analysis of an adaptive transcutaneous power telemetry for biomedical implants. *IEEE Trans Circuits Sys I*. 2005 Oct;52(10):2109–2117.
3. Maxim Integrated. MAX7060, 280-MHz to 450-MHz programmable ASK/FSK transmitter. 2012 [accessed 2022 Feb 2]. <https://www.maximintegrated.com/en/products/comms/wireless-rf/MAX7060.html>.
4. Young R. Flexible configuration of the MAX7060 ASK/FSK ISM-RF transmitter. Maxim Integrated. 2012 Apr 3 [accessed 2022 Feb 2]. Application Note 5281. <https://www.maximintegrated.com/en/design/technical-documents/app-notes/5/5281.html>.
5. Marki Microwave Inc. LC filter design tool. n.d. [accessed 2022 Feb 2]. <https://rf-tools.com/lc-filter/>.
6. All About Circuits. Microstrip inductance calculator. EETech Media, LLC; n. d. [accessed 2022 Feb 2]. <https://www.allaboutcircuits.com/tools/microstrip-inductance-calculator>.
7. Karki J. Effect of parasitic capacitance in op amp circuits. Texas Instruments; 2000 Sep. Application Report No. SLOA013A. <https://www.ti.com/lit/an/sloa013a/sloa013a.pdf>.
8. Kelsey W. Online Smith chart tool. n.d. [accessed 2022 Feb 2]. [https://www.will-kelsey.com/smith\\_chart/](https://www.will-kelsey.com/smith_chart/).
9. Pasternack. Microstrip calculator. n.d. [accessed 2022 Feb 2]. <https://www.pasternack.com/t-calculator-microstrip.aspx/>
10. Linx Technologies. microSplatch™ ANT-433-uSP410, embedded 433 MHz LPWA Antenna. Linx Technologies; 2020 [accessed 2022 Feb 2]. <https://linxtechnologies.com/wp/wp-content/uploads/ant-433-usp410-ds.pdf>.
11. Maxim Integrated. MAX1471, 315-MHz/434-MHz low-power, 3-V/5-V ASK/FSK superheterodyne receiver. Maxim Integrated. 2017 July [accessed 2022 Feb 2]. <https://www.maximintegrated.com/en/products/comms/wireless-rf/MAX1471.html>.

## **Appendix A. RF-Link Transmitter Schematic**

---

---






U.S. Army Research Laboratory FCDD-RLS-CP Adelphi, MD	
<b>TITLE: RF-Link Receiver / Controller</b>	
Document Number:	REV:
Date: 2/11/2022 10:27 AM	
Sheet: 2/2	

## **Appendix B. RF-Link Receiver Schematic**


---

---



Note: I2C not supported on RC4 & RC5. Moved these functions to RC2 & RC3, respectively.

U.S. Army Research Laboratory FCDD-RLS-CP Adelphi, MD	
TITLE: RF-Link Transmitter / Controller	
Document Number:	REV:
Date: 2/11/2022 12:39 PM	Sheet: 2/3



U.S. Army Research Laboratory  
 FCDD-RLS-CP  
 Adelphi, MD

TITLE: RF-Link Transmitter / Analog Signal Conditioning

Document Number: \_\_\_\_\_ REV: \_\_\_\_\_

Date: 2/11/2022 12:39 PM Sheet: 3/3

## **Appendix C. Manchester Decoder State Machine Description**

**Table C-1 Manchester decoder state machine description**

State 0	<ul style="list-style-type: none"> <li>• Initialize counters and values</li> <li>• After edge detected, goto State 1</li> </ul>
State 1	<ul style="list-style-type: none"> <li>• Sample data stream 8 <math>\mu</math>s after edge</li> <li>• Save this sample in the matching shift register</li> <li>• Goto State 2</li> </ul>
State 2	<ul style="list-style-type: none"> <li>• Sample and save data in matching register every 16 <math>\mu</math>s</li> <li>• If match to “1010101001” occurs, goto State 3</li> <li>• If no match after 16 bits, goto State 0</li> </ul>
State 3	<ul style="list-style-type: none"> <li>• Sample and save data in matching register every 16 <math>\mu</math>s</li> <li>• Evaluate data edges to extract <i>identifier</i> bits</li> <li>• Begin parity calculation and bit-stuffing count</li> <li>• If edge is not detected within bit window, fault. Goto State 0</li> <li>• Else, after identifier is extracted, goto State 4</li> </ul>
State 4	<ul style="list-style-type: none"> <li>• Sample and save data in matching register every 16 <math>\mu</math>s</li> <li>• Evaluate data edges to extract <i>data</i> bits</li> <li>• Continue parity calculation and bit-stuffing count</li> <li>• If three consecutive “1’s” are extracted, skip the next bit as a “0” stuffing bit.</li> <li>• If edge is not detected within bit window, fault. Goto State 0</li> <li>• Else, after data is extracted, goto State 5</li> </ul>
State 5	<ul style="list-style-type: none"> <li>• Sample and save data in matching register every 16 <math>\mu</math>s</li> <li>• Evaluate data edges to extract <i>parity</i> bit</li> <li>• Continue bit-stuffing count</li> <li>• If three consecutive “1’s” extracted, skip the next bit as a “0” stuffing bit.</li> <li>• If edge is not detected within bit window, fault. Goto State 0</li> <li>• Else, after parity is extracted, goto State 6</li> </ul>
State 6	<ul style="list-style-type: none"> <li>• Sample and save data in matching register every 16 <math>\mu</math>s</li> <li>• Compare the calculated and received parity values</li> <li>• If parity values agree, then store the data value into the register indicated by identifier bits</li> <li>• Goto State 0</li> </ul>

## List of Symbols, Abbreviations, and Acronyms

---

ARL	Army Research Laboratory
CPLD	complex programmable-logic device
DEVCOM	US Army Combat Capabilities Development Command
FSK	frequency-shift keying
I2C	inter-integrated circuit
PA	power amplifier
PCB	printed circuit board
PSC	primary-side control
RF	radio frequency
SPI	serial peripheral interface
SSC	secondary-side control
VHDL	VHSIC hardware description language
VHSIC	very high-speed integrated circuit

1 DEFENSE TECHNICAL  
(PDF) INFORMATION CTR  
DTIC OCA

1 DEVCOM ARL  
(PDF) FCDD RLD DCI  
TECH LIB

8 DEVCOM ARL  
(PDF) FCDD RLS CP  
C TIPTON  
D URCIUOLI  
D PORSCHE  
H O'BRIEN  
A OGUNNIYI  
M HINOJOSA  
R THOMAS  
B GEIL