

Mechanization of the Ravenscar Profile in Coq

JUNE 15, 2023

Jérôme Hugues



Copyright 2023 Carnegie Mellon University.

This material is based upon work funded and supported by the Department of Defense under Contract No. FA8702-15-D-0002 with Carnegie Mellon University for the operation of the Software Engineering Institute, a federally funded research and development center. The view, opinions, and/or findings contained in this material are those of the author(s) and should not be construed as an official Government position, policy, or decision, unless designated by other documentation.

NO WARRANTY. THIS CARNEGIE MELLON UNIVERSITY AND SOFTWARE ENGINEERING INSTITUTE MATERIAL IS FURNISHED ON AN "AS-IS" BASIS. CARNEGIE MELLON UNIVERSITY MAKES NO WARRANTIES OF ANY KIND, EITHER EXPRESSED OR IMPLIED, AS TO ANY MATTER INCLUDING, BUT NOT LIMITED TO, WARRANTY OF FITNESS FOR PURPOSE OR MERCHANTABILITY, EXCLUSIVITY, OR RESULTS OBTAINED FROM USE OF THE MATERIAL. CARNEGIE MELLON UNIVERSITY DOES NOT MAKE ANY WARRANTY OF ANY KIND WITH RESPECT TO FREEDOM FROM PATENT, TRADEMARK, OR COPYRIGHT INFRINGEMENT.

[DISTRIBUTION STATEMENT A] This material has been approved for public release and unlimited distribution. Please see Copyright notice for non-US Government use and distribution.

This material may be reproduced in its entirety, without modification, and freely distributed in written or electronic form without requesting formal permission. Permission is required for any other use. Requests for permission should be directed to the Software Engineering Institute at permission@sei.cmu.edu.

DM23-0618

Motivation (1)

The Ada Ravenscar profile [1] is a subset of Ada concurrency to implement deterministic real-time systems:

- mono-core systems
- periodic or sporadic tasks
- communication through protected objects with Immediate Ceiling Priority Protocol, ICPP
- Absolute delays

[1] B. Dobbing, A. Burns, and T. Vardanega, “Guide for the use of the of the Ravenscar Profile in High Integrity Systems,” tech. rep., 2003.

Motivation (2)

Semantics of Ravenscar is known to be deterministic, but only "paper" proofs, e.g. [2]: absence of deadlock, determinism, connection to Response Time Analysis, etc. At the same time, qualified Ada runtime exists.

⇒ How to reconcile both?

Let's mechanize Ravenscar in a Interactive Theorem Prover

⇒ Reason on complex real-time systems and perform proofs, e.g., connections to other models: AADL, scheduling, etc.

[2] I. Hamid and E. Najm, "Operational semantics of Ada Ravenscar," in *Reliable Software Technologies – Ada- Europe 2008* (F. Kordon and T. Vardanega, eds.), (Berlin, Heidelberg), pp. 44–58, Springer Berlin Heidelberg, 2008.

Contributions: Mechanization of Ravenscar profile in Coq

Approach

- Extend IMP, a kernel of an imperative language with Ravenscar constructs,
- Encode semantics in rewriting and natural styles, simulation for Ravenscar functions: run-to-completion and continuation-style passing.
- Define a Ravenscar program as a collection of tasks executed by a FIFO-per-Priority simulator

Results: proof continuity from abstract semantics to continuation-passing semantics

- Size: specifications: 382 slocs | proofs: 1344 slocs
- Available as part of Oqarina: <https://github.com/Oqarina/oqarina>

About IMP

Toy language, mimics a (very basic) imperative language:

- Integers, Booleans, assignments, sequences, if/then/else, while
- Enough to capture key programming elements for Ravenscar
 - Integers: priority + comparison, Booleans: guards, ...
 - Not full Ada, no need for more sophistication at this stage (WiP!)

AEXP ::= $\bar{n} \mid x \mid (a_0 \oplus a_1)$

BEXP ::= **TRUE** | **FALSE** | $(a_0 \odot a_1) \mid (b_0 \oslash b_1) \mid (\neg b)$

COM ::= **SKIP** | $x := a \mid (c_0 ; c_1) \mid$
 $(\mathbf{IF} \ b \ \mathbf{THEN} \ c_1 \ \mathbf{ELSE} \ c_2) \mid (\mathbf{WHILE} \ b \ \mathbf{DO} \ c)$

\oplus ::= + | * | - | /

\odot ::= \leq | =

\oslash ::= \vee | \wedge

Assignments: $\frac{\langle a, \sigma \rangle \rightarrow_a n}{\langle x := a, \sigma \rangle \rightarrow \langle \mathbf{SKIP}, \sigma[n/x] \rangle}$

Sequences: $\frac{\langle c_0, \sigma \rangle \rightarrow \langle c'_0, \sigma' \rangle}{\langle c_0 ; c_1, \sigma \rangle \rightarrow \langle c'_0 ; c_1, \sigma' \rangle} \quad \frac{}{\langle \mathbf{SKIP}; c_1, \sigma \rangle \rightarrow \langle c_1, \sigma \rangle}$

Conditionals: $\frac{\langle b, \sigma \rangle \rightarrow_b true}{\langle \mathbf{IF} \ b \ \mathbf{THEN} \ c_0 \ \mathbf{ELSE} \ c_1, \sigma \rangle \rightarrow \langle c_0, \sigma \rangle} \quad \frac{\langle b, \sigma \rangle \rightarrow_b false}{\langle \mathbf{IF} \ b \ \mathbf{THEN} \ c_0 \ \mathbf{ELSE} \ c_1, \sigma \rangle \rightarrow \langle c_1, \sigma \rangle}$

While statements: $\frac{}{\langle \mathbf{WHILE} \ b \ \mathbf{DO} \ c, \sigma \rangle \rightarrow \langle \mathbf{IF} \ b \ \mathbf{THEN} \ (c; \mathbf{WHILE} \ b \ \mathbf{DO} \ c) \ \mathbf{ELSE} \ \mathbf{SKIP}, \sigma \rangle}$

From IMP to IMP-Ravenscar

Add Ada-like notion of protected objects and delay until

$$\text{COM}' ::= \text{DELAY_UNTIL} \mid \text{PO_ENTRY} \text{ (e)}$$

$$\mid \text{PO_FUNCTION} \text{ (f)} \mid \text{COM}$$

$$\text{Delay: } \frac{}{\langle \text{DELAY_UNTIL}, \mathcal{T} \rangle \rightarrow \langle \text{SKIP}, \mathcal{T}[nd ::= nd + period, state := IDLE] \rangle}$$

$$\text{PO_Function: } \frac{}{\langle \text{PO_FUNCTION} \text{ (f)}, \mathcal{T}, \mathcal{P} \rangle \rightarrow \langle f, \mathcal{T}[priority ::= \mathcal{P}[priority]] \rangle}$$

$$\mathcal{P}[guard] \rightarrow_b true$$

$$\text{PO_Entry: } \frac{}{\langle \text{PO_ENTRY} \text{ (f)}, \mathcal{T}, \mathcal{P} \rangle \rightarrow \langle f, \mathcal{T}[priority ::= \mathcal{P}[priority]] \rangle}$$

$$\mathcal{P}[guard] \rightarrow_b false$$

$$\frac{}{\langle \text{PO_ENTRY} \text{ (f)}, \mathcal{T}, \mathcal{P} \rangle \rightarrow \langle f, \mathcal{T}[state := IDLE] \rangle}$$

Encoding in Coq: statements

Leverage Coq type systems and constructs to define the syntax of programs (statements) as inductive types

```
Inductive statements : Type :=  
  (A sequential execution step)  
  | COMP (WCET : Time)  
  
  (Operations on protected objects)  
  | PO_FUNCTION (po : identifier) (op : identifier)  
  | PO_ENTRY (po : identifier) (op : identifier)  
  
  (Delay until some time)  
  | DELAY_UNTIL_NEXT_PERIOD  
  
  (Sequence of statements)  
  | SEQ (s1: statements) (s2: statements)  
  
  (While b is true, execute s1)  
  | WHILE (b: bexp) (s: statements)  
  
  | SKIP.
```

```
Example A_Program := COMP 1 ;; SKIP.
```

```
Example Ravenscar_Cyclic_Program := WHILE TRUE (COMP 2 ;;  
  DELAY_UNTIL_NEXT_PERIOD).
```

Semantics: from the abstract to the concrete

Rewriting semantics (as a relation): match abstract semantics

```
Inductive red : statements * thread_state  
  -> statements * thread_state -> Prop
```

Natural semantics : step in the execution

```
Inductive rexec: thread_state -> statements -> thread_state -> Prop
```

Evaluation #1: fuel: # iter., returns state and termination status

```
Fixpoint Eval (fuel : nat) (st : thread_state) (s : statements)  
  : thread_state * bool
```

Evaluation #2: (continuation ::= "position in program")

```
Fixpoint Eval_cont' (fuel : nat) (st : thread_state) (k : cont)  
  : thread_state * cont
```

Main proofs

Key result: all 4 semantics compute the same next/final state

- proof by induction over the statements
- #slocs could be reduced by using tactics, from 1.3K to (probably) 8'00.

But why 4 semantics?

- `red` is the “more formal”/ textbook-like, useful to reason on programs
- Ravenscar programs do not have final state (!), so `red/rexec/eval` are of limited practical interest outside of stepwise proofs, cannot derive a simulator (!)
- `Eval_cont` is the “more practical”: builds on the concept of continuation
 - continuation \Leftrightarrow execution state as explicit argument, allows for “breakpoints”, required for interrupting a function at a specific instruction
 - \Rightarrow allows for “context-switching”

Simulation of Ravenscar programs

From task instance (“running” threads) to simulation (snapshot)

```
Inductive task_instance :=  
| task_i: identifier -> priority -> thread_state -> cont -> task_instance.
```

```
Record ravenscar_system := {  
  clock : Time ;  
  taskset : list task_instance ;  
}.
```

```
Definition Simulate_Ravenscar_Monocore (s : ravenscar_system) (fuel : nat) :=  
  let l := taskset s in  
  let elected_thread := get_thread_by_priority l in  
  
  if (negb (task_instance_beq Idle_task_Instance elected_thread)) then  
    let executed_thread := Simulate_Task elected_thread fuel in  
    let time_advance := th_cet (get_thread_state executed_thread) in  
    let executed_thread' := reset_cet executed_thread in {|  
      clock := (clock s) + time_advance;  
      taskset := replace_task_instance executed_thread' l;  
    |}  
  }
```

Conclusion and future work

Simulation of mono-core systems “happens to work well”

More proofs to come:

- Encode key properties of FIFO-per-priority and ICPP, prove the simulator respects them
- Proof of correctness of ICPP implementation (bound on priority inversion)
- Connections to AADL semantics (Oqarina) and Scheduling analysis (PROSA)

(maybe) see you for AEiC 2024 for the full paper !