

# **3DHI and the Coming Inflection Point in Microelectronics Manufacture**

---

Mark Rosker, MTO Director

Briefing prepared for GOMACTech 2023

21 March 2023





# CHIPS and chips

## Forbes

BREAKING • BUSINESS


### CHIPS Act Passes: House Approves \$280 Billion Bill To Boost Microchip Production And Counter China

Brian Bushard Forbes Staff  
I cover breaking news for Forbes


Follow

Jul 28, 2022, 03:26pm EDT


Source: Forbes



**2D**  
Intel i7



**2.5D**  
Samsung I-Cube4





**3D**  
Concept



Source: CNET




# What are "chips"?




Today	Future
2D	3D with dense interconnects
Monolithic integration	Disaggregation
Silicon	Multi-process / multi-material
Packaged after fabrication	Packaging no longer distinct



# Geometric scaling



## Silicon




Source: Princeton

Nearest neighbor: 0.235 nm  
 Lattice parameter: 0.543 nm

### Other scaling failure modes

- Leakage current increase
- Transistor turn-off / turn-on
- Oxide layers
- Barrier layers
- Contact quality
- Transistor area







# Economies of scale in semiconductor manufacturing

R&D for chips and fab module construction costs are soaring.

Chip-design cost,<sup>1</sup> \$ million



Fab module construction cost, \$ billion




<sup>1</sup>Major components include IP qualification, architecture, verification, physical, software, prototyping, and validation.

Source: IBS/McKinsey, "Semiconductor design and manufacturing: Achieving leading-edge capabilities," McKinsey, 2020



# Disaggregation\*




Source: Electronics, Volume 38, Number 8, April 19, 1965

“It may prove more economical to **build large systems out of smaller functions, which are separately packaged and interconnected.** The availability of large functions, combined with functional design and construction, should allow the manufacturer of large systems to design and construct a considerable variety of equipment both rapidly and economically.”

– Gordon Moore


\*a.k.a.

- *Polyolithic*
- *Pseudo-lithic*
- *Chiplet-based*
- *3DHI*







# Monolithic integration – 1961-present



Monolithic Silicon Integrated Circuit (1961)  
Source: Chiphistory.org



3D Copper Interconnect (1997)  
Source: Chiphistory.org




Trillion Transistor Chip (2019)  
Source: Spectrum.IEEE.org



Source: TSMC

Monolithic integration characterized the first three waves





# The next wave: 3DHI



## The Case for Heterogeneous Integration

By Ravi Mahajan, Intel 08.24.2018 1

DIGITIMES NEWS ASIA FOCUS RESEARCH STARTUP+ SUPPLY CHAIN

BITS + CHIPS

### Intel, TSMC gearing up for heterogeneous 3D IC integration

Julian Ho, Taipei; Jessie Shen, DIGITIMES Thursday 18 June 2020

Intel has launched its first heterogeneous chip architecture made using its Foveros 3D chip stacking technology, while TSMC is looking to commercialize its SoIC (system on integrated chips) technology for 3D heterogeneous integration in 2021.



SHARE RESEARCH ARTICLE ENGINEERING

Heterogeneous integration of rigid, soft, and liquid materials for self-healable, recyclable, and reconfigurable wearable electronics

Chuanqian Shi<sup>1,2,\*</sup>, Zhanan Zou<sup>2,\*</sup>, Zepeng Lei<sup>3</sup>, Pengcheng Zhu<sup>2,4</sup>, Wei Zhang<sup>3,1</sup> and Jianliang Xiao<sup>2,1</sup>  
\* See all authors and affiliations

Science Advances 06 Nov 2020; Vol. 6, no. 45, eabd0202; DOI: 10.1126/sciadv.abd0202



### HETEROGENEOUS INTEGRATION ROADMAP


2019 Edition



HOME > COMPUTE > The Three Levels of Heterogeneous Integration

### THE THREE LEVELS OF HETEROGENEOUS INTEGRATION

February 19, 2020 Sponsored Content from Intel




Samsung Newsroom CORPORATE PRODUCTS PRESS RESOURCES VIEWS ABOUT US

### Samsung Electronics Announces Availability of Its Next Generation 2.5D Integration Solution 'I-Cube4' for High-Performance Applications

Korea on May 6, 2021

Audio Share

'I-Cube4' incorporates four HBMs and one logic die on a paper-thin silicon interposer, supporting enhanced thermal management as well as stable power supply




intel PRODUCTS SUPPORT SOLUTIONS DEVELOPERS PARTNERS

Heterogeneous Integration and 3D SiP Vision - Intel® FPGA

### Heterogeneous Integration


Heterogeneous 3D system-in-package integration.



### RAYTHEON'S THREE-DIMENSIONAL HETEROGENEOUS INTEGRATION (3DHI) ELECTRONICS TECHNOLOGY

## 3D


Intel 3D stacked packaging



Source: Intel

## HI


High-performance lasers on a 300 mm silicon photonics wafer



Source: RF-SUNY, IQE, UCSB

3DHI: Three-dimensional heterogeneous integration  
 Ge: Germanium  
 QD: Quantum dot

Si: Silicon  
 SiN: Silicon nitride  
 WGs: Waveguides



Traditional Focus


Emerging Opportunities

## Materials


## Devices

## Process


## Function




Silicon




MOSFET, FinFET, GAAFET




Bump,  $\mu$ -Bump, TSV, Hybrid




Logic, Memory




Silicon germanium




Bi-CMOS, HBTs




Bump,  $\mu$ -Bump, TSV, Hybrid




Analog, Mixed-Signal, RF




III-V, II-VI (GaAs, InP, HgCdTe)




Laser, LED, Detector




Bump,  $\mu$ -Bump, TSV, Hybrid




Photonics, RF




Wide bandgap (GaN, SiC)




HEMT, MESFET, JFET




Bump,  $\mu$ -Bump, TSV, Hybrid




Photonics, RF, Power




Ultrawide bandgap (AlGaN, Diamond)



HEMT, MESFET, JFET



Bump,  $\mu$ -Bump, TSV, Hybrid




Photonics, Power



# Why 3DHI?

## Performance



**Optimized devices**

## Security



Source: Adobe Stock

**New approaches to incorporate 3D design and assembly**


## Supply chain



Source: National Association of Manufacturers

**Domestic-based processes can be used for assembly**

## SWaP




**Minimum footprint with maximum efficiency**



# Disaggregation offers performance advantages

## Surpasses monolithic designs in performance, cost, and time-to-market


### Standard interface (Intel's AIB) enables modular chiplet ecosystem




Component-level IP with AIB interface...

...integrated into high-performance System-in-a-Package (SiP)


Source: Intel



Integrated chiplets



Source: Intel



Assembled PCIe demo platform

Source: Intel / Ayar Labs

**FPGA capable of over 1 Tbps and extendable to over 100 Tbps in total**

Common Heterogeneous Integration and IP Reuse Strategies (CHIPS) program  
Photonics in the Package for Extreme Scalability (PIPES) program

A/D: Analog / digital  
AIB: Advanced interface bus

FPGA: Field-programmable gate array  
I/O: Input / Output


IP: Intellectual Property  
MCM: Multi-chip module

NRE: Non-recurring engineering  
SERDES: Serializer / de-serializer





# 3DHI enables new applications

## Demonstrated millimeter wave digital beam forming and integrated arrays from 18-50 GHz



Raytheon 16 element, dual polarized 18-50 GHz scalable tile building block




Heterogeneous integration of compound semiconductors and 3D printed notch antenna array (left) cross-section of array stack (right) by Northrop Grumman


### Millimeter Wave Digital Arrays (MIDAS) program

CMOS: Complementary metal-oxide semiconductor  
GHz: Gigahertz

## Today



Source: Intel




Source: Intel


- Only low-power silicon chips
- No embedded thermal management

## 3DHI technical challenges

- Multi-chip, multi-technology assembly / packaging
- 3DHI interconnects
- Thermal and power
- Tools for design, simulation, and test
- "MOSIS-like" 3DHI prototyping services



3D Microelectronics: 3D Self-Assembled Microelectronic Devices: Concepts, Materials, Applications (Adv. Mater. 15/2020)



Saha et al., Science, Vol. 366, Issue 6461, pp. 105-109, 2019




Source: Gorodenkoff




# Next-Generation Microelectronics Manufacturing (NGMM) program

## Users




Source: Creative Commons




## National capability



Source: Adobe Stock



## Output




3DHI  
microsystem  
prototypes




Source: Adobe Stock

Digital twin



Source: SUSS

**Manufacturing  
process**



**3DHI assembly  
design kit**



## **Phase 0** **Define baseline capability**

- **Identify process modules and tooling needed**
- **Future customers' input defines baseline for solicitation**

*BAA August 2022*

## **Phases 1 and 2** **Establish center and R&D services**

### Phase 1

- **Establish center**
- **Develop baseline process modules**
- **Qualify initial pilot-line processes**


### Phase 2

- **Qualify final process modules**
- **Qualify packaging automation**
- **Implement R&D access model**

*Future solicitation*



# DARPA has a long history of microelectronics manufacturing technology



## THE MOSIS SERVICE

Source: [themosisservice.com](http://themosisservice.com)

- Initiated in 1981 at University of Southern California's Information Sciences Institute with DARPA funding
- Facilitate fabrication services through multi-project wafers (MPWs) to U.S. Government, their contractors, and Academic Community



Source: [smtnet.com](http://smtnet.com)

- Initiated in 1987 with 14 U.S. semiconductor companies and DARPA matching funding
- Ten years of public-private partnership to maintain U.S. competitiveness in semiconductors



Source: [memsnet.org](http://memsnet.org)

- Initiated in 1999 at the Corporation for National Research Initiatives (CNRI) with support from DARPA Microsystems Technology Office
- Provide MEMS fabrication resources to the academic, industrial, and government communities

MEMS: Micro-electromechanical systems



## Forbes

BREAKING • BUSINESS

### CHIPS Act Passes: House Approves \$280 Billion Bill To Boost Microchip Production And Counter China

Brian Bushard Forbes Staff  
I cover breaking news for Forbes

Follow

Jul 28, 2022, 03:26pm EDT

Source: Forbes



Source: CNET

IEEE.ORG IEEE XPLORE DIGITAL LIBRARY IEEE STANDARDS MORE SITES

IEEE Spectrum FOR THE TECHNOLOGY INSIDER

Type to search

NEWS SEMICONDUCTORS

### U.S. Passes Landmark Act to Fund Semiconductor Manufacturing >CHIPS and Science Act of 2022 provides billions for new fabs and other incentives

BY SAMUEL K. MOORE | 29 JUL 2022 | 3 MIN READ




Chip manufacturers are hoping their expansions will be less costly now. GETTY IMAGES

Source: IEEE



# A long term vision for advanced microelectronics manufacturing






# Electronics Resurgence Initiative (ERI) 2.0 timeline

**NGMM Phase 0 BAA**  
August 2022



**ERI Summit 2023**  
August 22-24 / Seattle, WA




Original ERI funding (FY22-FY23) | ERI 2.0: Reinventing microsystems manufacturing for a new age (FY24-FY27)

**COMPUTE**



Increasing information processing efficiency at the edge

**BUILD**



Manufacturing complex 3D microsystems

**TALK**



Securing communications

**DECIDE**




Accelerating innovation in AI hardware

**COMPOSE**



Optimizing design and test for complex circuits

**HARDEN**





Developing electronics for extreme environments

**SECURE**



Overcoming security threats across the entire hardware lifecycle





# MTO thrust areas

Electronics Resurgence Initiative (ERI)

## DISRUPTIVE MICROSYSTEMS

## EDGE PROCESSING

## MICROSYSTEMS MANUFACTURE

SEE




Gaining an advantage in sensing the physical world

COMPUTE



Increasing information processing efficiency at the edge

BUILD



Manufacturing complex 3D microsystems

TALK



Securing communications

DECIDE



Accelerating innovation in AI hardware

COMPOSE



Optimizing design and test for complex circuits

ACT



Increasing the effectiveness of radiation on target

SECURE




Overcoming security threats across the entire hardware lifecycle

NAVIGATE



Embedding accurate positioning and timing

HARDEN



Developing electronics for extreme environments




**Problem:** Flat focal plane arrays suffer from optical aberrations at array periphery, degrading illumination and resolution

**Approach:**


- Curve the focal array to reduce edge aberrations
- Develop structured readout integrated circuits that achieve hemispherical curvature to reduce size and weight of the imager

**Successfully demonstrated curved focal plane array test structures**

Mitigate stress of curving by structuring focal plane arrays with stress relief features




Stress/strain engineering






"The soccer ball"

Source: Northrop Grumman



"The daisy"

Source: HRL



Source: Northrop Grumman


**Focal arrays for Curved Infrared Imagers (FOCII)**




**Problem:** Precision microwave sources are too large, costly, and fragile to support C4ISR capabilities on SWaP-constrained platforms

**Approach:**

- Optical frequency division using stable chip-scale lasers and optical frequency combs to create a compact, tunable, low-noise microwave synthesizer



**Created portable microwave oscillator product with the lowest phase noise to date**



40 GHz oscillator achieves noise of only -156 dBc/Hz in 3 liter module

C4ISR: Command, Control, Communications, Computers (C4) Intelligence, Surveillance and Reconnaissance  
 dBc/Hz: Decibels from Carrier per Hertz; GHz :Gigahertz; SWaP: Size, Weight, and Power;


**Generating RF with Photonic Oscillators for Low Noise (GRYPHON)**



**Problem:** Current planar microwave power transistors lack speed, linearity, and power density at millimeter wave (mmW) frequencies

**Approach:**


- Explore new materials processing and devices to deliver 5x power density and 100x linearity at > 30 GHz



Source: Siddiqi et al., HRL Laboratories, CSMANTECH 2022

**Millimeter Wave GaN Maturation (MGM)  
Dynamic Range-enhanced Electronics and Materials (DREaM)**

**World record power added efficiency (PAE) for GaN transistor at W-band (94 GHz)**






**Problem:** Timing alternatives to GPS are too complex and large for strategic uses and applications


**Approach:**

- Develop photonic integrated circuit (PIC) architectures to realize highly-sensitive atomic clocks and gyroscopes

Integrating onto PIC will simplify complex optical geometry required for atomic clocks




Using atomic traps will decouple acceleration from rotation



Source: DARPA

**Developed microfabricated ion traps with directly integrated photonics used to deliver, control, and detect light for each atom**



Source: Sandia National Laboratory

**First-ever PIC that supports multiple ion traps**

**Atomic-Photonic Integration (A-PhI)**





**Problem:** Achieving breakthrough performance in computation without excessive burden in time and cost associated with specialization


**Approach:**

- Automate analysis of code for kernels
- Identify Processing Elements (PEs)
- Automate scheduling of code on PEs

**Developed programmable accelerator chip with 20x better processing efficiency (21 TOPs/W)**



Arizona State's DASH-1 chip design and layout




**Domain-Specific System-on-Chip (DSSoC)**



**Problem:** Latency constrained platforms at the edge cannot maintain image inferencing accuracy and functionality for deep neural networks (DNNs)


**Approach:** Bring intelligent processing to the pixel level

- Capture saliency and immediate data sparsity
- Reduce the complexity and latency of the back-end DNN



In-pixel saliency neural network circuit for dimensionality reduction


## Maintained state-of-the-art accuracy with 10x reduced data bandwidth and dimensionality



Salient image feature patch extraction with dimensionality reduction

Source: Georgia Tech

### In-Pixel Intelligent Processing (IP2)





**Problem:** Domestic 3DHI R&D lacks an open-access, holistic approach and has long cycle-times for prototype manufacturing

**Approach:**

- Establish a domestic capability to produce 3DHI prototypes
- Develop baseline processes in 3DHI facility for service offering
- Reduce manufacturing cycle-time through standardization and automation

**Cost-effective**


**Fast prototyping**




**Secure access**



**High performance**





**Users**



**National facility**



**Output**




**Next-Generation Microelectronics Manufacturing (NGMM)**




**Problem:** System-on-Chip (SoC) development requires 12-36 months of manual, human-intensive design

**Approach:**

- Leverage machine learning advances to create a general purpose “silicon compiler” for systems-on-chip



**UCSD’s automatic layout tool used to tape-out an AI computing platform in hours with minimal designer effort**




Army Research Laboratory AI chip in Global Foundries’ 12nm process



**Problem:** Integrating security into all DoD system-on-chips (SoC) is prohibitive

**Approach:**


- EDA tools and algorithms to automatically add security to SoCs



- Users can tune power, area, speed, and security for each design
- Security suitable for small, medium and large SoCs

**Automatic Implementation of Secure Silicon (AISS)**

**World's first side-channel free encryption design in simulation**




Source: Northrop Grumman



**Problem:** Space point-of-load (POL) converters have low efficiency, severely limiting the satellite available power, capabilities, and battery lifetime


**Approach:**

- Exploit wide-bandgap semiconductor advance material synthesis
- Design novel device architectures
- Employ 3D heterogeneous integration technology



*Reduced defects in high electric-field region improved radiation-tolerance and switching performance*

## Radiation tolerant power electronics with breakthrough conversion efficiency for space systems



LEO: Low earth orbit  
SoA: State of the art

**Space Power Conversion Electronics (SPCE)**



# MTO staff



Mark Rosker  
*MTO Director*



Dev Palmer  
*MTO Deputy Director*



Carl McCants  
*ERI Chief of Staff*



Wendy Smith  
*MTO ADPM*



Shannon Hurt  
*MTO PA*

**Adjunct PMs with  
MTO Programs**  
  
Whitney Mason, STO  
Ted Senator, DSO  
Matt Wilding, I2O  
Howie Shrobe, I2O



David Abe  
*HPM/Vacuum Electronics*



Todd Bauer  
*MEMS/Rad-Hard*



John Davies  
*EW/Adv. Processing*



Thomas Ehrenreich  
*Directed Energy*



Ben Griffin  
*MEMS/High T materials*



Jonathan Hoffman  
*Quantum/PNT*



Bryan Jacobs  
*Algorithms*



Yogendra Joshi  
*Thermal Management*



Tom Kazior  
*Devices/Integration*



Gordon Keeler  
*Photonics*



Sung Kyu Lim  
*Electronic Design*



Daniel Ridge  
*Hardware Security*



Mike Sangillo  
*Additive Manufacturing*



Anna Tauke-Pedretti  
*HW Security/Photonics*



Trish Veeder  
*EO/IR*



James Wilson  
*Integration*



Jason Woo  
*CMOS/Processing*



Lok Yan  
*Hardware Emulation*

*Join us in person as we focus on reinventing microelectronics manufacturing*

# ERI 2.0


ELECTRONICS  
RESURGENCE  
INITIATIVE

# SUMMIT

August 22-24, 2023 | Seattle, WA

<https://eri-summit.darpa.mil>

Registration opens in May





[www.darpa.mil](http://www.darpa.mil)



# Image credits for Heterogeneous Integration (HI) slide

Slide 14: (by row, L to R)

- Silicon, Materials: [https://www.researchgate.net/figure/Unit-cell-of-the-silicon-cubic-crystal-with-edge-lengths-equal-to-the-lattice-parameter\\_fig13\\_309530722](https://www.researchgate.net/figure/Unit-cell-of-the-silicon-cubic-crystal-with-edge-lengths-equal-to-the-lattice-parameter_fig13_309530722) [accessed Aug 10, 2022]
- Silicon, Devices: IBM, <https://semiengineering.com/7nm-last-major-node/> [accessed Aug 10, 2022]
- Silicon, Process: Mirkaimi, Laura, Abul Nuruzzaman, "A new era of computing performance with hybrid bonding," *Chip Scale Review*, July 2021, pp. 14.
- Silicon, Function: Adobe, <https://stock.adobe.com/images/technology-background-cpu-circuit-on-large-wafer-advanced-technology-concept-visualization-ai-processor-digital-data-transmission-process-3d-rendering/415894076> [accessed Aug 10, 2022]
- SiGe, Materials: <https://www.iue.tuwien.ac.at/phd/wittmann/node9.html> [accessed Aug 10, 2022]
- SiGe, Devices: Georgia Tech, <https://cressler.ece.gatech.edu/research/SiGe.html> [accessed Aug 10, 2022]
- SiGe, Process: Intel, Intel Accelerated Press Kit, July 26, 2021. <https://www.intel.com/content/www/us/en/newsroom/resources/press-kit-accelerated-event-2021.html#gs.8u2la7>
- SiGe, Function: IBM, <https://www.ibm.com/ibm/history/ibm100/us/en/icons/siliconchip/> [accessed Aug 10, 2022]

Slide 14 (by row, L to R - duplicates, in blue, from above, not repeated)

- III-V, Materials: Wikipedia, public domain image, [https://en.wikipedia.org/wiki/Indium\\_phosphide#/media/File:Boron-phosphide-unit-cell-1963-CM-3D-balls.png](https://en.wikipedia.org/wiki/Indium_phosphide#/media/File:Boron-phosphide-unit-cell-1963-CM-3D-balls.png) [accessed Aug 10, 2022]
- III-V, Devices: Wang, Zhechao, et al., "A III-V-on-Si ultra-dense comb laser," *Light: Science and Applications*, vol. 6, e16260, December 3, 2016.
- III-V, Process: A. Elsherbini *et al.*, "Enabling Hybrid Bonding on Intel Process," *2021 IEEE International Electron Devices Meeting (IEDM)*, 2021, pp. 34.3.1-34.3.
- III-V, Function: NY Creates, <https://ny-creates.org/ny-creates-announces-new-federally-funded-aim-photonics-program/> [accessed Aug 10, 2022]
- WBG, Materials: Wikipedia, [https://en.wikipedia.org/wiki/Gallium\\_nitride](https://en.wikipedia.org/wiki/Gallium_nitride)
- WBG, Devices: Wolfspeed, <https://www.wolfspeed.com/cg2h80030d/> [accessed Aug 10, 2022]
- WBG, Process: LaRoche, Jeff, *et al.*, "Wafer Scale Heterogeneous Integration of GaN with CMOS on 200mm Si Substrates with Cu BEoL," *GOMAC*, 2021.
- WBG, Function: Wolfspeed, <https://www.wolfspeed.com/cmpa1d1e030/> [accessed Aug 10, 2022]
- UWBG, Materials: Nature, <https://www.nature.com/articles/s41598-019-43113-w> [accessed Aug 10, 2022]
- UWBG, Devices: Huang, B., *et al.*, "Diamond lateral FinFET with triode-like behavior," *Scientific Reports*, vol. 10, 2279, February 10, 2020.
- UWBG, Process: Cheng, Zhe, *et al.*, "Integration of polycrystalline Ga<sub>2</sub>O<sub>3</sub> on diamond for thermal management," *Applied Physics Letters*, vol. 116, Feb 12, 2020.
- UWBG, Function: Kato, Hiromitsu, Toshiharu Makino, Masahiko Ogura, Daisuke Takeuchi, and Satoshi Yamasaki, "Fabrication of bipolar junction transistor on (001)-oriented diamond by utilizing phosphorus-doped n-type diamond base," *Diamond and Related Material*, vol. 34, 2013, pp. 41-44.



[www.darpa.mil](http://www.darpa.mil)