Digital Processing Receiver.
Abstract
The study effort investigated cost-effective designs for a single - and multi-channel HF digital processing receiver. The basic design was also applied to an extended frequency range of 30-500 MHz. The conceptual design of the communication receiver has at the heart of the receiver a special purpose, high-speed micro programmed computer that uses emitter coupled logic circuits. The low-speed processing junctions, such as AGC, frequency control, mode of operation, bandwidth and input/output, is accomplished by an INTEL 8080 micro processor which also has a limited capability for signal selection. Computer simulations of two multichannel candidate system revealed that both systems could meet all critical performance requirements. Based on hardware considerations, a system using regular bandpass sampling and a recursive processor inplementation was selected as the most cost-effective approach.
Document Details
- Document Type
- Technical Report
- Publication Date
- Feb 01, 1975
- Accession Number
- ADA008522
Entities
People
- B. E. Bjerede
- G. Bartlow
- G. Fisher
- K. Clayton
- T. Bartley
Organizations
- General Dynamics