

AD A 039170

2

NAVAL POSTGRADUATE SCHOOL

Monterey, California



THESIS

EMULATION OF THE AN/UYK-20
TACTICAL DATA COMPUTER
ON THE BURROUGHS D-MACHINE

by

Ralph Harry Anzelmo
and
Theodore Lawrence Kaye

March 1977

Thesis Advisor:


L. V. Rich

DDC
MAY 10 1977

AD No. _____
DDC FILE COPY

Approved for public release; distribution unlimited.

DISCLAIMER NOTICE



THIS DOCUMENT IS BEST QUALITY AVAILABLE. THE COPY FURNISHED TO DTIC CONTAINED A SIGNIFICANT NUMBER OF PAGES WHICH DO NOT REPRODUCE LEGIBLY.

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) Emulation of the AN/UYK-20 Tactical Data Computer on the Burroughs D-machine		5. TYPE OF REPORT & PERIOD COVERED Master's Thesis, March 1977
7. AUTHOR(s) Ralph Harry/Anzelmo and Theodore Lawrence/Kaye		6. PERFORMING ORG. REPORT NUMBER
9. PERFORMING ORGANIZATION NAME AND ADDRESS Naval Postgraduate School Monterey, California 93940		8. CONTRACT OR GRANT NUMBER(s)
11. CONTROLLING OFFICE NAME AND ADDRESS Naval Postgraduate School Monterey, California 93940		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) Naval Postgraduate School Monterey, California 93940		12. REPORT DATE March 1977
		13. NUMBER OF PAGES 263 (2264p)
		11. SECURITY CLASS. (of this report) Unclassified
		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited.		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) emulation microprogramming AN/UYK-20 Burroughs D-machine		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) A representation of the Univac AN/UYK-20 computer systems has been emulated on the Burroughs D Interpreter-Based System. The entire AN/UYK-20 instruction repertoire has been emulated with the exception of the "math pac" option (floating point arithmetic and cordic functions), clock and interrupt codes, and input/output operation codes. Modular design with extensive documentation has been implemented throughout program (cont.)		



over

20. (cont.)

development allowing for ease of modification and further extensions to the existing emulation. Emulation and hardware architecture of the AN/UYK-20 and the Burroughs D-machine, are discussed in conjunction with the AN/UYK-20 itself. Methods of testing and debugging, sample test programs and recommendations for continued design modifications to the emulation are presented.

APPROVED BY	DATE	INITIALS
MANAGED BY	DATE	INITIALS
CONTROLLED BY	DATE	INITIALS
DISTRIBUTION/AVAILABILITY CODES		
DISC.	AVAIL.	SPECIAL
A		

Approved for public release; distribution unlimited.

Emulation
of the
AN/UUK-20
Tactical Data Computer
on the
Burroughs D-machine

by

Ralph Harry Anzelmo
Captain, United States Marine Corps
B.A., Montclair State College, 1968

Theodore Lawrence Kaye
Lieutenant, United States Navy
B.S.S.E., United States Naval Academy, 1972

Submitted in partial fulfillment of the
requirements for the degree of

MASTER OF SCIENCE IN COMPUTER SCIENCE

from the

NAVAL POSTGRADUATE SCHOOL
MARCH 1977

Authors

Ralph Harry Anzelmo

Theodore Lawrence Kaye

Approved by :

Leif V. Pihl

Thesis Advisor

V. Michael Powers

Second Reader

G. Riff

Chairman, Department of Computer Science

A. Shady

Dean of Information and Policy Sciences

ABSTRACT

A representation of the Univac AN/UYK-20 computer system has been emulated on the Burroughs D Interpreter-Based System. The entire AN/UYK-20 instruction repertoire has been emulated with the exception of the 'math pac' option (floating point arithmetic and cordic functions), clock and interrupt codes, and input/output operation codes. Modular design with extensive documentation has been implemented throughout program development allowing for ease of modification and further extensions to the existing emulation. Emulation and the hardware architecture of the AN/UYK-20 and the Burroughs D-machine, are discussed in conjunction with the AN/UYK-20 emulation itself. Methods of testing and debugging, sample test programs and recommendations for continued design modifications to the emulation are presented.

CONTENTS

I.	INTRODUCTION.....	9
	A. STATEMENT OF THE PROBLEM.....	9
	B. APPLICATIONS OF THE AN/UYK-20	10
	C. PROJECT DESIGN OBJECTIVES.....	11
II.	EMULATION.....	13
	A. HISTORICAL BACKGROUND.....	13
	B. MICROPROGRAMMING.....	16
	C. THE GOALS OF EMULATION.....	21
	D. EMULATION VERSUS SIMULATION.....	21
	E. EMULATION TECHNIQUES.....	23
	F. EMULATION HARDWARE.....	25
III.	AN/UYK-20 ARCHITECTURE.....	28
	A. HARDWARE DESIGN.....	29
	B. INSTRUCTION FORMATS AND REPERTOIRE.....	38
	1. Repertoire of Instructions.....	38
	2. Instruction Format.....	41
IV.	BURROUGHS D-MACHINE.....	46
	A. HARDWARE DESCRIPTION.....	46
	1. Logic Unit.....	48
	2. The Control Unit.....	52
	3. Memory Control Unit.....	53
	4. Microprogram memory (M-memory).....	55
	B. NPS MICROPROGRAMMING FACILITY.....	56
	1. Physical Description.....	56

2.	Input/Output Interface.....	58
3.	Memory Interface.....	59
C.	MICROINSTRUCTION TIMING.....	60
D.	TRANSLANG.....	64
V.	AN/UYK-20 EMULATOR.....	66
A.	EMULATION DESIGN.....	66
1.	Functional Components.....	66
2.	Main Memory Organization.....	68
3.	Emulation Program Status Word.....	70
4.	D-Machine Registers.....	73
B.	LOADER.....	75
C.	THE FETCH MODULE.....	77
D.	OPCODE IMPLEMENTATION.....	83
E.	UTILITIES.....	86
F.	INPUT/OUTPUT CONTROLLER.....	87
VI.	EMULATION TESTING.....	91
A.	METHOD OF TESTING.....	91
B.	SAMPLE TEST PROGRAMS.....	94
C.	TEST RESULTS.....	95
VII.	SUMMARY AND RECOMMENDATIONS.....	97
A.	EXPERIENCE WITH HARDWARE.....	97
B.	LESSONS LEARNED.....	98
C.	EMULATION PROBLEMS.....	99
D.	RESULTS.....	100
E.	RECOMMENDATIONS AND FOLLOW-ON TOPICS	101
	APPENDIX A. AN/UYK-20 EMULATOR USER'S MANUAL.....	103

APPENDIX B. LOADER CONTROL CARD FORMATS.....	107
APPENDIX C. AN/UYK-20 EMULATOR INSTRUCTION FORMAT.....	110
APPENDIX D. SAMPLE DEBUGGER OUTPUT.....	111
APPENDIX E. SAMPLE TEST PROGRAMS.....	113
APPENDIX F. EMULATOR LISTING.....	120
BIBLIOGRAPHY.....	259
INITIAL DISTRIBUTION LIST.....	262

ACKNOWLEDGEMENTS

Our sincere gratitude is expressed to Lieutenant Lyle V. Rich, SC, USN for sponsoring this thesis and without whose guidance this research would not have been a success. Technical expertise for the AN/UYK-20 was provided by John H. Westergren, Field Engineer, Mini-Systems Support Operations, Sperry Univac Computer Systems, St. Paul, Minnesota. Initial instruction on the operation and design of the Burroughs D-machine was graciously provided by Lieutenant Jerry M. Haggerty, USN and Lieutenant John M. Hartling, USN. Finally, the authors would like to dedicate this thesis to their wives, whose love, devotion, and understanding enabled this project to be completed.

I. INTRODUCTION

A. STATEMENT OF THE PROBLEM

The Navy has been challenged with maintaining the newest, most efficient tactical data systems consistent with the continually increasing demands and requirements of the real-time environment. There is an extensive conversion effort required to change from existing systems to newer more sophisticated technology such as the AN/UYK-20. Inherent in upgrading to a new system is the complex software redesign and modification process which is often hindered by the absence of the new computer system.

Unfortunately, the demands of a military installation require software generation prior to implementation of an upgraded computer system. One solution to this problem is to utilize for software development an intermediate computer system which has the capability of emulating the anticipated target machine. This provides a vehicle for software design, development, and testing prior to transitioning to the new system.

Currently, the Naval Postgraduate School (NPS) Computer Science Department maintains a Burroughs Interpreter-Based System known as the Burroughs D-machine. The D-machine is capable of being microprogrammed to emulate any of a myriad

of target machines. It effectively enables students to create their own computer knowing only the machine instruction repertoire for the control unit in the target machine.

The problem presented was to develop a feasible working model of the AN/UYK-20 on the microprogrammable Burroughs D-machine. The project provided an opportunity to obtain practical experience with contemporary hardware and to manipulate writeable control stores to imitate a Navy tactical computer.

B. APPLICATIONS OF THE AN/UYK-20

The Univac AN/UYK-20 minicomputer is a general purpose militarized digital computer adaptable to numerous tactical applications. The AN/UYK-20 has been successfully utilized in many time-critical, real-time systems including fire control radar, communication controllers, signal processing analyzers for sonar and beacon signals, and numerous weapons control systems. A subsequent chapter will be devoted to the technical aspects and internal design of the AN/UYK-20.

Because of its size, ruggedness, and computing capabilities, the AN/UYK-20 has been designated the Navy's standard tactical minicomputer [16]. It was selected for emulation in order to provide a feasible platform for software development to those military installations either contemplating or in the process of receiving an AN/UYK-20.

A workable emulation would allow military applications such as data reduction, navigation, telemetry, sensor processing, range tracking and logistics to have software packages developed, tested, and modified prior to arrival of the AN/UYK-20. Furthermore, it would permit personnel to become familiar with the machine by providing advanced training, thereby easing the transition phase to the new system.

C. PROJECT DESIGN OBJECTIVES

Several design techniques were used throughout the development of this project: 1) modularity, 2) structured programming, and 3) extensive documentation. These design features will aid the interested reader as well as simplify any future extensions or modifications to the existing emulation.

Modular design was utilized by creating independent program segments which were individually developed, debugged, and tested. These modules or subroutines provided a strong foundation which were readily modified throughout the entire programming effort. Conceptually, the emulation was divided into relatively small entities which were further reduced to program segments rarely exceeding one page in length.

Structured programming was demonstrated by utilizing a limited number of control flow structures and maintaining a common logical design throughout the entire emulation. Comprehensible code held precedence over extremely efficient

code.

In addition to modularity and structured programming, the entire programming endeavor was supplemented with extensive commenting to provide the necessary self-documentation to promote and facilitate program translation, modification, and fusing with the other independent modules. These concepts promoted the extensive team effort required to achieve the research goals. In addition, it will provide ease of program maintenance and modification in the future.

II. EMULATION

A. HISTORICAL BACKGROUND

The term microprogramming was first utilized in an article by Professor M. V. Wilkes of the Cambridge University Mathematical Laboratory in 1951 [24]. His paper concentrated on a control section within the computer which, when programmatically controlled, performed register-to-register data transfers sequentially and in parallel for the execution of a single machine instruction. A sequence of operations (microinstructions) required for execution of a machine instruction is considered a *microprogram*.

Traditionally, the computer has been composed of essentially five components: the arithmetic/logic unit, the control unit, memory or storage, input, and output (Figure II-1). The control section sets the proper conditions for the opening and closing of required gates in the logic network. Historically, the control section has been hardware consisting of a series of decoders and flip-flops along with their associated circuitry. Therefore, every machine instruction had a fixed interpretation which was hardwired within the control unit.

In 1957, Wilke's definition of microprogramming was slightly modified. It was defined as a technique of design-

ing the control circuits of an electronic digital computer to interpret and execute a given set of machine operations as an equivalent set of micro-operations [15].

The hardwired control section can be modified by interchanging ROM modules or other hardware components, by replacing the control section with a programmable (dynamically writeable) control store which in itself is a separate word-organized memory (Figure II-2) or by combining both approaches. A programmable control store allows rapid changes in the machine's instruction repertoire while maintaining maximum design flexibility. The resulting computer system is microprogrammable and capable of storing a series of changeable machine personalities.

The computer control store can thus be modified to allow the execution of machine language programs intended for a variety of machine architectures. This process can be compared to replacing hardware components found in conventionally designed computer systems. The primary advantage of microprogrammed logic is the capability to perform various control sequences without hardware modifications. The process through which the hardware components of one machine (host) are made to imitate the specific hardware characteristics of another machine (target) is known as emulation.




Figure II-1 (11)




Figure II-2

Emulation allows the computer scientist to create various machine architectures from a single microprogrammable host. The complete set of microprograms (firmware) and the necessary hardware, as well as the required software, added to one computer system enabling it to execute programs designed for another system is known as an emulator.

B. MICROPROGRAMMING

Computer manufacturers have made available numerous microprogrammable machines which permit the user to tailor his instruction repertoire to meet the needs of his particular application. Some examples of microprogrammable computer systems are the Burroughs D-machine, the Nanodata QM-1, the Varian 73, the Standard Logic CASH-8, or the Hewlett-Packard 2100. These microprogrammable systems provide the benefits of flexibility, lower system costs and a systematic approach to system design if utilized effectively.

When a manufacturer designs a dynamically writeable control store, the amount of parallelism to be allowed must be determined. Parallelism is defined to be the simultaneous control of numerous hardware resources. There are basically three forms of control: vertical, horizontal, and residual. In vertical microprogramming, each instruction controls a single operation with program flow being sequential, unless the instruction was a conditional or unconditional branch. By contrast, a horizontally microprogrammed machine is

programmed via instructions which simultaneously control multiple resources including condition testing and microinstruction sequencing.

Horizontal microinstructions usually are not encoded which means each bit controls one machine resource or operation. They usually have a wider word than vertical instructions and consequently consume more memory. Vertical instructions are usually encoded with one or two levels. Encoding means the value of a control field in the microinstruction is a binary code specifying which resource or operation is to be performed. The horizontal microinstructions have the potential of being much more efficient resource managers and consequently are more difficult to optimally design than their vertical counterparts.

Combining the attributes of horizontal and vertical microprogramming results in residual control. This method saves memory by using vertical microinstructions while simultaneously controlling multiple parallel resources via setup registers.




Microinstruction implementation severely effects the speed of microprogram execution. In serial implementation, one microinstruction is fetched and fully executed prior to fetching the next instruction. This technique offers the advantage of logical simplicity while suffering from lack of efficiency since it consumes the maximum amount of time.

'Parallel' implementation permits fetching of the next

instruction before termination of the previous instruction. The obvious advantage is execution speed which is of utmost importance when emulating another machine (Figure II-3) [2].

Another significant microprogramming characteristic is the number of phases used in the execution of each microinstruction. A monophasic system means there are no subdivisions of the basic clock pulse and consequently each microinstruction is controlled by the transmission of the leading edge of a clock cycle. In a polyphasic implementation scheme, the basic clock cycle is subdivided into minor phases which are independently generated via hardware. Although polyphasic operations are more complex and require complicated control, they do permit faster resource manipulation when they are efficiently coded by allowing multiple operations to be performed during the same phase(s).

The microprogrammability of a given computer and the capabilities of its associated microprogramming language are directly effected by the the presence or absence of each of the alternative microprogramming characteristics described above. The microprogramming language spectrum ranges from the lowest level or microlanguage through the assembly languages to the high level procedural languages.



(a) Serial fetch and execute.

(b) Parallel fetch and execute.

(c) Combined serial-parallel where next address depends on conditions in present cycle.

Figure II-3 (2)

The problems of microprogramming can be significantly reduced if suitable software support exists and is readily available. This support is usually in the form of simulators and debuggers. Typically, a simulator provides an alternative to assembly level coding by permitting the user to code in a higher level language and yet achieve the same results at the expense of some added memory and execution time. Debuggers are extremely useful in the developmental stages of microprogramming especially for new and experimental system design. Debuggers permit dynamic access to the machine status and register contents at the instant they are employed, i.e. a trace feature. Some debuggers offer the opportunity of assembling in-line. This option can drastically reduce required debugging time.

The primary application of microprogramming is to implement the necessary control structure required for the analysis and execution of machine level instructions by means of programmed control stores rather than hardwired logic. Therefore, a dynamically microprogrammable computer can provide a software development system which can be a cost-effective approach to experimentation with potential candidates for replacement computer systems or the design of completely new systems to fit the needs of unique applications.

C. THE GOALS OF EMULATION

A well-designed emulation can provide an opportunity to experiment and create software for new computer systems before the actual hardware is available. The utilization of an emulator can almost eliminate reprogramming, consequently smoothing the system transition period. In addition, emulation has provided a workable model of new systems under consideration for procurement, providing a much more detailed cost-benefit analysis of system conversion.

Furthermore, it is often economically sound to emulate a second generation computer with a third generation system. This provides growth to a contemporary system while fulfilling the requirements of the past in a cost-effective manner. However, this can be a disadvantage if the programming staff uses the emulation as a link to the old system and consequently fails to take advantage of the attributes of the new system.

D. EMULATION VERSUS SIMULATION

To accomplish the emulation objectives, certain design features must be incorporated into an emulation. Naturally, execution time and allocated memory are the two foremost considerations. Traditionally, the concept of mimicking another computer has been accomplished by either a simulator or an emulator, two concepts often confused with one another.

A simulator is a series of high level language (HLL) or assembly language statements which individually do not behave like the target machine instructions. The host machine executes its own native instructions in order to imitate the target machine operations. Consequently, simulation is a rather slow technique because it requires an intermediate translation. In addition, simulation of certain instructions such as bit manipulation and shifting operations can require an enormous amount of intermediate code generation demanding a significantly larger memory allocation.

An emulator is a microprogram that is executed on the host machine, performing machine instructions of the target machine. Since an emulator accepts the binary object code of the target machine and directly executes these instructions, it can be extremely efficient in terms of time and space requirements. The execution time of an emulation is dependent upon many factors: clock rates of the two machines, frequency of memory references, high speed shifting compatibility, required register mapping between target and host machines, bit manipulation capability of the two machines, condition code selection and testing, flexible data path selection capability, interrupt similarities, input/output compatibility, and microprogramming efficiency. If the hardware features between target and host machines are extremely compatible and highly efficient microprogramming has been employed, an emulation performance ratio (host

to target) of nearly one to one can be attained. This emulation performance ratio (EPR) has been demonstrated by the emulation of the SKC-2070 on the Nanodata QM-1 computer. It is possible to achieve an EPR better than one to one under ideal situations, when the host machine has a much faster internal operation execution rate [1].

Several distinct advantages can be realized using emulation as compared to simulation. The execution speed is significantly better by at least an order of magnitude. The target machine representation in firmware is closer to the actual hardware design and total access to the lowest machine level is achievable. Perhaps most noteworthy, emulation provides the opportunity to rapidly create test beds for numerous machine architectures and provide a basis for new system development.

E. EMULATION TECHNIQUES

Traditionally, there have been three approaches for emulating machine instructions: 1) hardware or firmware assistance to a software simulation as demonstrated by the IBM 360/65 emulation of the IBM 7090, 2) independent host system hardware or firmware which provides for complete execution of the target machine's instruction repertoire of which the Burroughs D-machine emulation of the AN/UYK-20 is an example, and 3) an auxiliary processor which is operated in conjunction with the host machine to execute target machine instructions [14].

Software-controlled emulation is usually characterized by categorizing the target machine instructions into three distinct classes: easily emulated instructions, complex instructions not readily emulated, and those instructions not deemed necessary for the desired application. Instruction usage is significant in this classification process. Each class of instructions becomes a candidate for direct hardware or firmware implementation. The first emulated function in this approach is usually the fetch and analysis operation. After the instruction is analyzed, the appropriate opcode subfunction can be executed.

An alternative emulation technique is the firmware-controlled method. This approach is identified by having system control reside completely in firmware or hardware during the emulation process. All instructions are executed on the host machine as if they were indigenous to the target machine. This method is much more efficient than the software-controlled technique; however, it is more expensive and the cost differential is directly related to the required performance level. Performance is dependent upon the number of required data paths, arithmetic units, and other additional logic circuitry which must supplement the host machine architecture.

Upon entering the emulation mode in a firmware-controlled emulator, the machine performs like the target machine until encountering an exit situation. There exists three exit modes: 1) priority interrupt, 2) not implemented

instruction, and 3) deliberate exit because of a debugging routine.

The third emulation technique consists of utilizing auxiliary hardware electronically attached to the host computer for the sole purpose of executing target machine instructions. In effect, a target machine is composed of host machine hardware with the necessary additional components required to create an effective emulator.

F. EMULATION HARDWARE

The development of writeable control stores and microprogramming techniques have significantly influenced computer design. This section will describe some of the available dynamically microprogrammable hardware (Figure II-4).

The Hewlett-Packard 2100 is a general purpose minicomputer. It has a unique control store divided into two segments. One section is ROM and the other section is user programmable. The machine is vertically microprogrammed using a standard 80 instruction machine language repertoire. A debugger and assembler assist the user in microprogram development [2].

The Standard Logic CASH-8 is a high speed digital controller with a separate control store. It consists of 16 general purpose registers and an accumulator. The CASH-8 is vertically microprogrammed but does not support any language

above microlanguage [2].

The Varian 73 is a general purpose minicomputer that has a 150 instruction set. The horizontal microinstruction consists of 64 bits with 25 fields, some of which indicate register transfers, ALU operations, shifting, control store addressing, condition testing, I/O control and memory operations. The Varian 73 contains both a ROM control store and a writeable control store loadable from main memory. A microprogram assembler and interactive simulator are available [2].

The Nanodata QM-1 is unique in that it contains both a control store and a nanostore which are both loaded under user program control. The 18-bit vertical microinstructions are stored in the control store, fetched and then interpreted under nanoprogram control. A horizontal nanoprogram instruction is 360 bits which is subdivided into five 72-bit vectors. Assemblers for both microprograms and nanoprograms are available [2].

The previously described machines represent a small sample of the available microprogrammable computer architectures. The availability and flexibility of these computer systems has stimulated demand for these devices. Consequently, hardware manufacturers have been compelled to produce writeable control store equipment to satiate the needs of the computer market.

CONTROL STORE
REALIZATION

MICROPROGRAMMED

USER MICROPROGRAMMABLE

Main Memory

- IBM S/360 Model 25
- IBM S/370

- Burroughs B1700

- Nanodata QM-1

Interdata 85 •

•
Varian 73

Fast Read/
Fast Write

•
Hewlett Packard 2100

•
DSC Meta 4

ROM

- Interdata 80
- IBM S/360 Models 30,40,50,65
- RCA Spectra 70 Model 45

None

Preparation of
User Microprograms

Provision of
Translator or
Simulator

SUPPORT AVAILABLE TO USERS

Note: Relative microprogrammability is the distance from the origin to the machine point in two space.

Figure II-4 [2]

III. AN/UYK-20 ARCHITECTURE

Constructing an efficient emulation requires a precise understanding of the architecture and performance characteristics of the machine being emulated. An emulation must attempt to match the target machine's features and maintain its flexibility of hardware design as closely as possible. Although it is not required, an operational demonstration of the emulated machine can solve many emulation questions.

In emulating the AN/UYK-20, architecture and performance criteria were derived from technical publications, since an actual machine was unavailable. When inconsistencies appeared in the documentation, specific questions were posed to a UNIVAC field engineer, who often tested programs on the AN/UYK-20 to resolve inconsistencies. Documentation coupled with an expert consultant provided sufficient information for emulating the AN/UYK-20 successfully.

The intent of this chapter is to outline those features of the AN/UYK-20 significant to the emulation. A detailed hardware description can be found in Refs. 20, 22, 28.

A. HARDWARE DESIGN

The AN/UYK-20 was designed for the Navy to fulfill the requirements for small or medium size general purpose data processing in shipboard, mobile shelter, or other military environments. Sperry Univac incorporated minicomputer technology in constructing the AN/UYK-20, including MSI circuitry design, microprogrammed control, memory modularity, and asynchronous or synchronous input/output channels.

The AN/UYK-20 had to be extremely flexible in its applications, offering a wide range of configuration possibilities which were derivatives of the basic design. Modularity, a concept highly desirable in a military environment, was achieved by offering options that could be easily added using printed circuit cards and/or memory modules.

The AN/UYK-20 can accommodate up to eight 8K, sixteen-bit word boards of magnetic core storage with an access time of 750 nanoseconds. The central processor is controlled by a programmable micromemory which can be expanded by an additional 512 words. The microprogram controller is programmed at the factory, but the additional micromemory option is user defined. Both sections of micromemory are programmed using fusible links, and once programmed they are completely static (Figure III-1).

A memory interface is responsible for the transfer of data to memory from the central processor (CP) and input/output controller (IOC). Both the IOC and the CP are

capable of accessing all of memory (65,536 words maximum). The addition of direct memory access (DMA) provides a second memory interface and an additional access port which is connected to each of the two 32K memory segments.

The input/output controller permits the central processor to communicate with the external devices without interfering with program execution. The IOC has a maximum of 16 parallel or serial channels. Parallel data transfer takes place asynchronously using 8-bit, 16-bit, or 32-bit transfers. Serial interfaces are either synchronous or asynchronous, with word-to-serial or serial-to-word conversions occurring in the IOC. The IOC and CP compete for memory access through the memory interface with priority given to the IOC in the event of a simultaneous request. The IOC is permanently assigned several memory addresses for command word and interrupt word storage.

The addressable high-speed registers available in the AN/UYK-20 include the program address register (P-register), two 16-bit status registers (SR1 and SR2), a real-time clock register (32-bits), a monitor clock register (16-bits), and a set of sixteen 16-bit general registers. An additional stack of 16 general registers is an available hardware option.

The sixteen general registers were included to enhance the speed and performance of the AN/UYK-20, allowing most programs to use a great proportion of register-to-register

instructions. These general registers can be used as accumulators for arithmetic, shift, or logical functions, as index registers, or as temporary storage locations. The second set of general registers can be readily employed via a status bit. This status bit designates which general register stack is to be utilized. The duplicate set of general registers yields dividends in a multi-task or heavy-interrupt processing environment. This additional register set can be used to provide high-speed temporary storage, thus avoiding slower main memory storage of working variables.

The two 16-bit status registers and the program address register represent the machine status of the AN/UYK-20. When these registers are collectively referenced, they are called the program status word (48-bit PSW). The P-register indicates the next instruction to be executed. This instruction may be a 16-bit single-word instruction or a 32-bit double-word instruction. Program control can be modified by using an instruction which manipulates the contents of the P-register.

Status register 1 contains bit information concerning condition code settings, overflow, and carry bits, interrupt codes, and numerous other machine indications (Figure III-2).

AN/UJK-20 FUNCTIONAL ARCHITECTURE





Figure III-1 (22)

STATUS REGISTER 1




CONDITION CODES

<u>SR BITS</u> <u>8 and 9</u>	<u>ARITHMETIC</u>	<u>COMPARE</u>
00	0	$(R_a) = (R_m)$ or (Y)
01	>0 (POS)	$(R_a) > (R_m)$ or (Y)
10	Not Used	Not Used
11	<0 (NEG)	$(R_a) < (R_m)$ or (Y)

Figure III-2 [23]

Status register 2 holds control bits for direct or indirect addressing, and holds interrupt codes. Interrupt processing routines set bits in the interrupt code field corresponding to the IOC interrupt (Figure III-3).

STATUS REGISTER 2



<u>INDIRECT CONTROL BITS</u>	<u>MEANING</u>
00	Normal Addressing.
01	Normal Addressing.
10	Indirect Addressing w/o indexing; IWL at Y = y.
11	Indirect Addressing with indexing; IWL at Y = y + (Rm).

Figure III-3 [23]

The real-time clock and monitor clock registers provide program-controlled interrupt capability which is useful for timing and synchronizing program segments with real-time events. The real-time clock (RTC) is a 32-bit register used as count-up storage while the monitor clock (MON) is a 16-bit count-down register. A one kHz internal oscillator controls the counting speed of both registers. An optional

external clock operating at a frequency up to 50 kHz is also available.

Interrupt processing in the AN/UYK-20 is conducted using a priority level scheme which classifies interrupts into three priority levels (classes). Interrupts within the same class are assigned a priority ranking and a code which identifies which processing routine to execute. During interrupt handling, all interrupts of the same level or lower level are locked out until the CP is completed processing the current interrupt. Higher priority interrupts can override the lockout and cause the CP to honor them first, holding the lower level interrupts in abeyance until higher level interrupt processing is completed. The highest priority interrupts are hardware malfunctions, followed by software interrupts, and at the lowest level, IOC interrupts.

Permanent locations in memory corresponding to each interrupt class hold the PSW and RTC when an interrupt is being honored. Likewise, other permanent memory addresses assigned to each interrupt class hold the appropriate interrupt routine entrance location to be loaded into the PSW.

Memory addressing is accomplished using 64 page address registers which separate memory into 1024-word pages. Absolute addresses are formed by isolating the upper six bits of the relative address to find the page address register number, and then concatenating the lower six bits of the

page address register contents with the lower ten bits of the relative address (Figure III-4). Any operation that stores into memory sets the most significant bit of the page address register used in generating the address.

Some additional hardware features of the AN/UYK-20 are those functions available on the maintenance panel of the machine itself. These include a breakpoint feature which allows an operator to insert from the panel an address which causes the AN/UYK-20 to stop execution when the selected address is referenced. Other available toggles allow halting execution programmatically using Key 1 or Key 2 on the maintenance panel. These additional hardware features are useful debugging tools.

MEMORY ADDRESS GENERATION




Figure III-4 [22]

B. INSTRUCTION FORMATS AND REPERTOIRE

1. Repertoire of Instructions

The AN/UYK-20 instruction set is composed of nearly 260 separate instructions designed to be both versatile and comprehensive. Both single-word (16-bit) and double-word (32-bit) instructions are available. Some of these instructions are specifically designed to meet the requirements of a real-time environment. A few sample instructions include:

- a. Local jump - used to facilitate loops, saving several steps in program execution.
- b. Reverse register - used in a communication environment when data is received in one sequence but must be transmitted in reverse sequence.
- c. Set bit, clear bit, and test bit - used to test individual bits in registers saving considerable execution time in programs that communicate via flags and status words.

Additional flexibility is provided when the 'math pac' hardware option is included in the AN/UYK-20 configuration. Some 33 additional opcodes are added to the instruction set in order to increase the computational capabilities of the machine. An instruction for square root, double precision multiply/divide instructions, as well as hardware trigonometric and hyperbolic functions which utilize coordinate conversion algorithms (cordic) are included.

Single-word instructions are generally employed when manipulating operands in high-speed registers. Double-word instructions are used in operations involving direct or indirect addressing with or without indexing, or supplying 16-bit constants to programs. Typical instruction speeds for a single-word versus a double-word instruction are:

	SINGLE-WORD	DOUBLE-WORD
ADD	.75 - 1.5 usec	1.5 - 2.25 usec
LOAD	.75 - 1.5 usec	1.5 - 2.25 usec
MULTIPLY	3.8 - 4.0 usec	4.4 - 4.6 usec
DIVIDE	6.8 - 7.0 usec	7.4 - 7.5 usec

Nearly all instructions affect condition bits in status register 1. The AN/UYK-20 sets these bits as a result of two types of operations. Most instructions that do not involve compare logic are categorized as arithmetic instructions. When the result of the arithmetic operation is determined and is about to be stored in memory or a register, a condition code is set indicating whether the result is positive, negative, or zero. Compare instructions set the condition bits based on a greater than, less than, or equal to comparison of two registers or a register and the contents of a memory address.

Two other bits in SR1 are set as a result of computational or shifting instructions. The overflow designator is set whenever an arithmetic or shift operation requires more bits than are provided for in a register (16 bits).

The carry designator is set when an arithmetic operator generates a carry beyond the most significant bit of the register.

The AN/UYK-20 allows five different types of operand formats: single-length, byte, literal, optional floating point, and double-length. Single-length operands are 16-bit values with the sign bit assumed to be in the most significant bit. In arithmetic calculations, the single-length word is assumed to be a two's complement integer. Byte operands are considered 8-bit unsigned integers, and can be the most significant or least significant half-word of a memory location. Literal operands are 4-bit unsigned integers denoted by the 'm' field of a literal type instruction. Floating point operands are formed using two adjacent registers or memory locations with fields containing the sign of the fraction, the characteristic, and 24 bits of the fraction.

Double-length operands are concatenated from two adjacent registers or two adjacent memory addresses. The most significant half of the double-length operand is contained in the low-order register or memory address, and the least significant half in the next sequential register or address. The sign bit for both words resides in the high-order bit position of the most significant half-word and when used in an arithmetic calculation, the double-length operand is treated as a two's complement integer. Instructions involving double-length operands require the low-order

register or memory address to be even, since the adjacent cell address is formed by 'OR'-ing a 1 in the least significant bit of the address.


2. Instruction Format

The AN/UYK-20 has five different instruction word formats, designated by two-letter mnemonic codes. These codes are: RR (Register-Register), RL (Register-Literal), RI (Register-Immediate), RK (Register-Constant), and RX (Register-Index). Each of these formats are designated in the instruction word by a combination of the opcode field and the subfunction code. Registers are identified in the 'a' and 'm' fields of the instruction, and are referred to by the notation R_a and R_m . The 'v' field is treated as an address or arithmetic constant, depending on the instruction (Figure III-5).


The format RR single-word instructions perform operations involving the registers specified by the 'a' and 'm' fields. No memory references are made to access operands, causing considerable savings in execution time. The 'a' or 'm' field may be used to index special operations on registers.

Format RL instructions use a 16-bit instruction word, using one or two general registers. The 'a' designator selects the general register R_a or register pair $R_a, R_a + 1$. The 'm' designator contains the 4-bit literal value which will be used in the instruction.


INSTRUCTION FORMATS




a selects R_a ; m selects R_m .




a selects R_a ; m contains 4-bit constants.




d is signed number of instructions to jump, relative to current position.
(+ is forward; - is backward)



a selects R_a ; m selects R_m ; R_m selects memory address.



a selects R_a ; $m \neq 0$ selects R_m ; $m = 0$ selects 0.
Operand = $y + R_m$ or 0.



a selects R_a ; $m \neq 0$ selects R_m ; $m = 0$ selects 0.
 $y + R_m$ or 0 selects memory address.

*Op is operation code

Figure III-5 [23]

RI format single-word instructions are separated into two categories. RI Type 1 instructions are local jump instructions where the P-register is increased or decreased by the 'd' field in the instruction. The 'd' field represents the two's complement deviation value and allows the P-register to be altered a maximum of +177 octal or -200 octal. RI Type 2 instructions involve operations that use the general registers Ra and Rm, and a memory address specified by the contents of Rm.

The format RK instructions contain 32 bits of information. The upper 16-bits contain the operation code and the designator fields. The 'a' field selects the general register Ra, and the 'm' field denotes how the next word, containing 'y', is to be used. If 'm' equals zero, then the effective operand address Y, equals 'y'. If 'm' does not equal zero, then Y is formed by adding the contents of Rm to 'y'.

Format RX are double-word instructions similar to the RK instruction that use direct and indirect addressing techniques determined by the 'm' field. If the 'm' field equals zero, then direct addressing without indexing is employed, with the effective operand address formed from the 'y' field itself. If the 'm' field equals 1 through 7, 11, 13, 15, or 17 (octal), then direct addressing with indexing is employed. The effective operand address is formed by adding the contents of Rm to 'y'. An 'm' field value of 10, 12, 14, or 16 (octal) indicates indirection is to be

employed, and the indirect address control fields in status register 2 contain information which is used to generate the effective operand address or a pair of indirect words. When the control fields equal 0 or 1, then direct addressing with indexing results. If the control field equals 2, then the contents of the first indirect word (IW1) is located at 'y'. Finally, if the control field equals 3, then IW1 is located at 'y' indexed by the contents of Rm. Indirect word format is shown in Figure III-6. Cascaded indirection is possible provided that the indirect words are properly encoded.

Byte addressing is accomplished using RX format instructions. A byte identifier (B) is used to determine which half-word (8-bit) is to be referenced. If B equals 0, then the most significant half-word in address Y is the operand byte. If B equals 1, then the least significant byte at Y is the operand. The least significant bit in the indexing register is used as the byte identifier, and the remaining 15 bits are used as the indexing value for finding Y. Indirect byte operand addressing formulae are included in Figure III-6. The following formulae apply for direct byte operand addressing:

$m=0, Y=y, \text{ and } B=0$


$m=1-7, 11, 13, 15, \text{ or } 17 \text{ octal}$

$Y=y + (Rm)/2 \text{ and } B=\text{LSB of } (Rm)$

The preceding section has described the fundamentals of the AN/UYK-20 instruction formats. References 21 and 23 should be consulted for further information concerning instruction formats and decoding.

BEST AVAILABLE COPY

INDIRECT WORD FORMATS



OCTAL J VALUE	ADDRESS DETERMINATION
0	Y = IW2; if byte mode, upper byte is used.
1	Y = IW2 + (Rx); if byte mode, LSB of Rx determines byte. *
2	Y = IW2 + (Rm); if byte mode, LSB of Rm determines byte. *
3	Y = IW2 + (Rm+1); if byte mode, LSB of Rm+1 determines byte. *

I = 0, DIRECT ADDRESSING, OPERAND AT ADDRESS Y

I = 1, CASCADED INDIRECT ADDRESSING, NEW INDIRECT WORD 1 AT ADDRESS Y

* To determine the operand address when in byte mode, the contents of Rx, or Rm, or Rm+1, are right shifted 1 bit position and zero filled in the left most position.

Figure III-6 (23)

IV. BURROUGHS D-MACHINE

A. HARDWARE DESCRIPTION

The microprogramming facility at the Naval Postgraduate School is composed of a Burroughs Interpreter-Based system. This system possesses the characteristic of being dynamically microprogrammable and is designed using a simple building block structure. A typical system is made up of a number of interpreters (processors), main memory modules, and input/output devices, along with a switch interlock device (SWI) controlling data flow on the data bus connecting the interpreters to main memory and peripheral devices. The heart of the system is the interpreter, also referred to as the D-machine.

A D-machine possesses five functional modules: the logic unit (LU), the control unit (CU), the memory unit (MU), nanomemory (NM), and microprogram memory (MPM). The system presently installed in the Computer Science Department combines nanomemory and microprogram memory into one functional unit. The architecture of the D-machine is designed around 8-bit word slices. Word lengths from 8 bits to 64 bits are permissible using the same functional unit (Figure IV-1).

INTERPRETER BLOCK DIAGRAM




Figure IV-1 (b)

The D-machine used for this thesis has been configured as a 32-bit word processor. Reference 17 provides a thorough and concise description of the architecture of an interpreter-based microprogramming system. Reference 6 details the specifics of D-machine microprogramming which must be thoroughly understood by the programmer.

1. Logic Unit

The D-machine's logic unit performs shifting, arithmetic, and logic functions and contains scratch pad registers and data interfaces for the switch interlock. All adder operations are performed using two's complement arithmetic, and shifting is accomplished in a matrix of gates called the barrel switch.

The scratch pad registers A1, A2, and A3 are identical in function. They act as temporary storage registers within the D-machine and serve as primary inputs to the adder. The control unit determines which register will be an input to the adder. Any of the A-registers can receive the output from the barrel switch.

The B register functions as the primary external input interface from the switch interlock. It acts as the second input to the adder and can receive certain direct inputs from the adder's arithmetic operations. The B register can be loaded from any of the following sources:

- a. The barrel switch output.
- b. The adder output.
- c. External data from the switch interlock (or control panel switches).
- d. The memory information register (MIR).
- e. The complements of four bit or eight bit carries.
- f. The barrel switch ORed with the adder, external data from the switch interlock, or MIR.

The output of the B register is filtered prior to gating into the adder. The 'filter' consists of true/complement selection gates which are divided into three sections: the most significant bit, the least significant bit, and all the remaining central bits. The output of this filter is the independent result of these sections and may be either all zeroes, all ones, or the true contents or one's complement of the contents of the respective bits of the B register.

The memory information register is the interface to the switch interlock. MIR functions as a buffer to main memory or to a peripheral device. It is an output destination of the barrel switch and its output can be sent to the B-register or the switch interlock.

The adder in the logic unit performs all arithmetic functions and can be categorized as a version of a carry look-ahead adder. The control unit can gate various combi-

nations of A, B, and Z inputs to the adder. An 'A' input is defined as an input from one of the three scratch pad registers. A 'B' input is the output of the B register's true/complement filter gates. A 'Z' input is an external input to the logic unit and can originate from one of the following sources:

- a. The output of the counter in the memory control unit (MCU) which is gated to the most significant eight bits of the adder with the remaining bits zeroed.
- b. The output of the literal register in the MCU which is gated to the least significant eight bits of the adder with the remaining bits zeroed.
- c. An optional input which is gated into the middle bytes of the adder with the most and least significant bytes zeroed.
- d. The output of the alternate microprogram count register (AMP CR) in the MCU which is gated into the least significant 12 bits of the adder (13 bits for 8K micromemory machines) with all other bits being zeroed.
- e. All zeroes.

Two inputs, selected from the A, B, or Z sources, are always gated to the adder. These inputs are referred to as X-select and Y-select. An X-select input may be either an A input or a Z input. If it is not specified, it is

assumed to be zero. A valid Y-select has either a B, Z or 1 as its input. Some Z inputs, however, are valid only as Y-select inputs. Any combination of valid X-selects and Y-selects are permissible addends, with an option of adding a one to the least significant bit. For subtraction operations, the value to be subtracted must be a Y-select; the Y-select input is subsequently two's complemented and gated to the adder. All binary Boolean operations between two adder inputs are allowed, and dynamic condition bits for overflow (AOV), all bits true (ABT), and most/least significant bit test (MST/LST) are available to the control unit for testing. Bit testing is a valuable feature for decoding instruction words.

The barrel switch is a matrix of gates that accepts parallel data from the adder and shifts the data any number of places to the left or right with zero fill. It also can right shift the word in an end-around fashion. The output of the barrel switch may be directed to any of the following destinations simultaneously:

- a. The A registers.
- b. The B register.
- c. The memory information register.
- d. The least significant 16 bits to the MCU registers.
- e. The least significant three to six bits to the control unit shift amount register (bit length depending on the word size of machine).

2. The Control Unit

The control unit has five major sections: the shift amount register (SAR), the condition register (COND), part of the control register (CR), the decoder for microprogram memory content, and clock control. This module of the D-machine manages the functions of the processor, and is directly responsible for logic unit operation.

SAR and its associated logic control shifting operations by loading shift amounts into SAR and generating the required controls indicated by the current microinstruction for the barrel switch. In addition, the SAR's logic generates the 'word length complement' of the SAR contents where the complement is defined to be that amount which would restore the bits of a word to their original position after an end-around shift of N followed by an end-around shift of the 'complement' of N . For example, if an end-around right shift of 20 was required in a 32-bit D-machine, another end-around shift of the complement of 20 (12) would be required to restore the contents to its original value.

The condition register has four major functions:

- a. It stores 12 resettable bits which are used as error indicators, interrupts, status, and lockout indicators.
- b. It selects one of 16 condition bits for performing conditional operations. These 16 bits are composed of the 12 condition bits of the

condition register plus the 4 dynamic conditions generated by the LU adder during the present clock time.

- c. It decodes bits from the memory for resetting, setting, or requesting the setting of designated bits of the condition register.
- d. It resolves priority between interpreters in the setting of global condition bits (GC), thereby providing a method of controlling inter-
interpreter lockout.

The control register stores the control bits of the 56-bit microinstruction that are not being used in the first phase of the execution cycle. The control register is subdivided into sections which are used by the memory control unit, the logic unit, and the control unit during the execution phase of a microinstruction. For a description of timing and phases, see section C of this chapter.

3. Memory Control Unit

The memory control unit provides the basic addressing interface between the D-machine and both main memory (S-memory) and microprogram memory (M-memory). One MCU can address 64K words (256K bytes) of main memory, and if the D-machine is configured with a second MCU, a maximum of 128K words can be addressed.

The memory control unit has three major sections:

- a. The microprogram address section controls the addressing of microprogram memory and the sequencing of microinstructions. It contains the microprogram count register (MPCR), the alternate microprogram count register (AMPCR), the incrementer, the microprogram address controls register, and their associated logic. For standard 4K M-memories, the MPCR and AMPCR are 12 bits long. For 8K M-memories, MPCR and AMPCR are 13 bits in length (the D-machines installed at the Postgraduate School employ 8K M-memories). AMPCR is a Y-select input to the logic unit adder.
- b. The memory/device address section contains the 8-bit memory address register (MAR), two 16-bit base registers (BR1 and BR2), output selection gates, and associated control logic. When forming a memory address, the lower eight bits of a base register and MAR are concatenated. The concatenated 24-bit contents of BR1/ BR2 and MAR (BMAR) is a valid Y-select input to the logic unit adder.
- c. The Z register section contains two registers which are Z inputs to the logic unit adder. The literal register (LIT) is an 8-bit register into which constants are loaded. An 8-bit counter (CTR) is used in conjunction with a counter overflow condition bit to control iterative

looping. The Z register section also contains selection gates for the loadable counter and its associated logic.

4. Microprogram memory (M-memory)

A D-machine may have a dual or single microprogram memory scheme. As indicated earlier, the D-machines used in this emulation project had a single microprogram memory, consolidating the microprogram memory and nanomemory into one 56-bit programmable store memory, often referred to as M-memory. Microprograms, consisting of 56-bit microinstructions, are dynamically changeable by the user, thus distinguishing the D-machine as an extremely flexible computing device.

The sequencing of microprogram instructions is controlled by a condition bit procedure which determines the successor command to be executed. M-memory provides data to the condition testing logic which then determines which condition is to be tested. The output of the condition testing logic is a true/false signal that is gated to the successor selection logic. This logic then selects between the three true and three false successor bits also provided by the M-memory word. The three selected bits provide eight possible successor combinations:


- a. WAIT Repeat the current instruction.
- b. STEP Step to the next instruction.
- c. SKIP Skip the next instruction.
- d. JUMP Jump to another M-memory address.
- e. RETN Return from a microprogram subroutine.
- f. CALL Call a microprogram subroutine.
- g. SAVE Step and save the instruction address.
- h. EXEC Execute one instruction out of sequence.

The particular successor command chosen controls gates which select the appropriate M-address from MPCR or AMPCR and provides incrementing logic for generating the next M-memory address. Except for the EXEC command, the MPCR is loaded with this M-memory address.

B. NPS MICROPROGRAMMING FACILITY

1. Physical Description

The Computer Science Department of the Naval Post-graduate School possesses a Burroughs Interpreter-Based System consisting of three interpreters (processors) also known as D-machines, a 64K 32-bit word, main memory module, a card reader, a dual cartridge disk drive, a line printer, and a Datamedia 2500 CRT functioning as a supervisor's console (Figure IV-2). All input and output is performed through a single D-machine processor, hardware configured with device dependent ports (DDP) for peripherals and the external clock.



NAVAL POSTGRADUATE SCHOOL MICROPROGRAMMING FACILITY
 BURROUGHS INTERPRETER-BASED SYSTEM

Figure IV-2

After initial light-off and bootstrap, the system is configured into two Burroughs 6700 - LIFO ALGOL Stack-machines, each addressing 32K of memory and each communicating with the input output processor (IOP) in a pseudo-multiprocessing environment. Software, written in ALGOL, is provided which runs on the B-6700 system. A resident monitor control program and disk file manager control the maintenance of system files and the execution of jobs in a batch environment. Both D-machines compete for system jobs input from the card reader or CRT. Other software available includes an ALGOL compiler (a derivative of ALGOL 60), a microprogram translator called TRANSLANG, a line editor, and a simulation program for microprograms. TRANSLANG provides the medium by which microprograms are written. User microprograms loaded into a D-machine change its identity and destroy the Stack-machine previously loaded.

2. Input/Output Interface

Pivotal to the operation of the Burroughs system is the input/output interface. Only one processor, the IOP, communicates with peripherals, and the other D-machines, configured as Stack-machines, must compete for its services. The IOP communicates asynchronously, using a conventional 'handshake' method. Since all interpreters have access to the main memory module, a communications link has been established using the upper two 32-bit words of main memory. If a Stack-machine wishes to communicate with the IOP, it places a message into address 65,535 known as the 'mailbox',

and issues an interrupt (INT) to the IOP. The IOP periodically tests INT, and if set, will retrieve the contents of the mailbox (and mailbox - 1 if required) and perform the desired operation. The other Stack-machine is locked out from interrogating the IOP until it has completed processing the request. Normally, the operation requires transferring a buffer to some output device. When the IOP has completed honoring the request, it places a completion code in the mailbox and sets INT for the Stack-machine requesting the I/O. This interpreter must halt execution and check mailbox to see if the I/O was performed successfully, completing the handshaking process. This protocol permits both Stack-machines to perform input/output independently of each other, provided both maintain strict memory boundaries.

Another function of the IOP is interfacing character code formats between the peripherals and the other two D-machines. When the machines are configured as Stack-machines, characters are passed to the IOP in 6-bit BCL (Burroughs Common Language). The IOP must convert this character set to ASCII for output to the line printer and CRT. A similar translation must be made for input data converting from either EBCDIC or ASCII depending on whether the input source is the card reader or the CRT.

3. Memory Interface

Since all three D-machines must share the 64K of main memory, a priority scheme was developed to resolve

memory reference conflicts. The main memory module is actually a single-ported, 32-bit word, core memory which can be made to appear multiported using a switch interlock unit (SWI) developed by Burroughs. The switch interlock controls the main data bus of the system, and resolves conflicts using a priority scheme. The D-machine with the highest priority is the IOP, with the priority of the other two machines being relative to their physical proximity to the IOP. Once a memory reference has been made, a D-machine may continue execution without waiting for a completion signal from the switch interlock. Although this technique of memory referencing minimizes unnecessary delay, it restricts the program from changing the read or write addresses or the content of MIR (write only) prior to a completion signal.

C. MICROINSTRUCTION TIMING

The Burroughs D-machine initiates a microinstruction once every clock cycle. The D-machines utilized for the AN/UYK-20 emulation operated from a one MHz internal clock, which produced a clock pulse once every microsecond. A D-machine designed with an eight MHz clock, emitter-coupled logic (ECL), and a faster memory cycle time, however, could execute eight times faster. This implies that advances in circuit technology can permit emulations to achieve improved speed and performance with no change in the microprograms.

Every microinstruction is executed using one or more sequential time periods, called phase 1, phase 2, and phase

3. A phase is a constant interval of time equivalent to one clock duration measured from the trailing edge of each successive clock pulse. Some microinstructions only require phase 1 to complete execution. Some require phase 1 and phase 3, and still others require phases 1, 2, and 3. A new microinstruction is initiated at each clock cycle, allowing for overlapping of microinstruction execution in phase 1 and phase 3.

Microinstructions consist of two types. In a type 1 microinstruction, events can take place in all three phases:


Phase 1: condition testing, (conditional) external operations or (conditional) logic operation initiation after completion of a prior logic operation, and successor Memory address control.

Phase 2: a holding phase for phase 3 logic operation controls.

Phase 3: the completion phase for logic unit operations and destination register gating specified by logic operation.

During the optional phase 2 period, a type 1 microinstruction execution completion is held in abeyance while a subsequent type 2 instruction is executed. A type 2 microinstruction requires only phase 1 to complete execution, and involves literal assignments to three registers: LIT, SAR, and AMPCR. Phase 2 may also be initiated if the

next sequential type 1 instruction does not execute its conditional logic operation and therefore can complete its execution in phase 1 (Figure IV-3). Appendix D of Ref. 6 has a complete discussion of microinstruction timing.



M - MPM ACCESS TIME
 COND TEST AND SUCC DET - CONDITION TEST AND SUCCESSOR DETERMINATION
 BSW - BARREL SWITCH
 DEST - BARREL SWITCH OUTPUT DESTINATIONS; I.E., REGISTERS (B,CTR,ETC.)
 AND THEIR INPUT LOGIC
 C.R. - COMMAND REGISTER AND ASSOCIATED LOGIC
 AIS - ADDER INPUT SELECTION FROM COMMAND REGISTER

Timing Analysis, Type I Instructions

Figure IV-3 (171)

D. TRANSLANG

Microprogramming on the D-machine is accomplished using a microtranslator/assembler called TRANSLANG. TRANSLANG allows the programmer to write microinstructions mnemonically without concentrating on the bit patterns that compose the microinstructions themselves. TRANSLANG is written in ALGOL, the language of the B6700 Stack-machine. Nearly the entire language of TRANSLANG is composed of reserved words recognized by the ALGOL program. Each reserved word has a special meaning which causes the translator to construct particular microinstructions. A TRANSLANG instruction is equivalent to one microinstruction consisting of the set of parallel D-machine functions performed during the clock phases. TRANSLANG is a free form language and instructions may be written in almost any order. Multiple instructions may appear on a line, separated by a period '.'. TRANSLANG constructs include iterative mechanisms, input/output, assignment functions, control transfers, and Boolean, and computational operations. In addition, TRANSLANG permits label definitions and symbolic references for program control flow. Reference 6 is the programming manual for TRANSLANG and contains the complete syntax for the language. Appendix A of Ref. 10 documents additions to the TRANSLANG instruction repertoire.

A microprogrammer may construct complicated microinstructions that perform many different tasks, some interacting closely with D-machine clock timing. Microinstruction

gating to several devices permits a single TRANSLANG instruction to accomplish some or all of the following actions:

- a. test a condition.
- b. set/reset a condition.
- c. initiate an external operation.
- d. add.
- e. shift the result of an add.
- f. store the result into several registers.
- g. increment a counter.
- h. complement a shift amount.
- i. determine the successor microinstruction.

By judiciously composing his microprogram, a programmer may minimize execution time by taking advantage of microinstruction phase overlap and using highly parallel microcode.

The TRANSLANG assembler constructs an object program consisting of non-relocatable 56-bit microinstructions. TRANSLANG maintains a cross reference table that resolves label references during assembly. The object code created is stored on a disk and may be loaded into the micromemory of a D-machine using a special control word recognized by the operating system. Once loaded, the D-machine assumes the control structure dictated by the users microprogram.

V. AN/UYK-20 EMULATOR

A. EMULATION DESIGN

1. Functional Components

The architecture of the AN/UYK-20 emulator microprogram was developed using general guidelines provided by references and previous emulation experience on Burroughs D-machines [10]. The first decision incorporated in the emulator design was to integrate the entire emulation within one D-machine. Since the D-machines had the capacity to handle nearly 8K of microinstructions, no microprogramming capacity limitations were envisioned. The design objectives of a modularized, well-documented, structured microprogram could also be realized.

With the emulator entirely contained in one D-machine, several secondary benefits also existed. First, the emulator was more immune to hardware problems. If one D-machine was malfunctioning, the emulator could still be run on the alternate D-machine. Second, it was possible to have two AN/UYK-20 emulators resident in the system at one time. Not only would two emulators speed up testing of the individual emulation, but they would also permit their eventual use in a system configured for AN/UYK-20 multiprocessing. The third and final benefit of a totally integrated

emulator was recognized during the design of the input/output controller (IOC). Since the AN/UYK-20's IOC was capable of independent processing, an emulation of its IOC would not be possible within the same D-machine. An emulation of the IOC could be accomplished in a second D-machine, which would behave as an independent channel for the D-machine configured as the AN/UYK-20 processor. Although this emulation does not attempt to emulate the AN/UYK-20 IOC, the fact that a second D-machine exists makes its implementation a realistic extension to the project.

The emulator program organization was created following the basic guidelines of Ref. 17. The loader occupied the lowest section of M-memory with the emulator microcode following sequentially. Microprogram control passed from the loader to the emulator via the execution of a 'G' card which signified execution commencement.

The emulator microprogram was organized into three modules positioned such that forward address referencing would be minimized in the TRANSLANG assembler to save time and space. The utilities section was in the lowest portion of the emulator, since its routines were referenced frequently by the succeeding sections. Individual subroutines within the utility section were organized alphabetically.

The instruction and memory fetch routines comprised the next module. These routines incorporated all fetch options available in the AN/UYK-20 emulator.


The opcode routines occupied the last section of the emulator. The opcodes were arranged numerically with further indexing determined by the remaining fields of the individual instruction. Figure V-1 shows the M-memory mapping of the AN/UYK-20 emulator layout. Appendix F contains the emulation program listing.

2. Main Memory Organization

Of primary importance in the emulation design was the logical organization of the Burroughs system's main memory. Since the AN/UYK-20 was a 16-bit word machine, it was decided that only the lower half-word of a Burroughs 32-bit word would be used by the emulator. This design restriction permitted the addressing structure of the AN/UYK-20 to be directly projected on the D-machine. A one-to-one correspondence between the memory address of the AN/UYK-20 and the Burroughs system was also achieved.

Since the number of high-speed registers available in the D-machine was small, a 1K portion of main memory was reserved for the AN/UYK-20 addressable register set, the page address registers, the temporary storage space, and the emulation buffers. The mapping of the AN/UYK-20 high-speed registers to main memory greatly simplified the microprogramming requirements of the emulation, but added considerable execution time overhead. Memory access times for the mapped registers were much slower than the actual transfer

0000



AN/UYK-20 EMULATION ORGANIZATION

Figure V-1

rates of the AN/UYK-20 registers. Figure V-2 shows the complete main memory mapping of the emulation reserved storage area.

3. Emulation Program Status Word

Although the emulation duplicated all the AN/UYK-20 registers, the registers which comprised the program status word (PSW) possessed unique characteristics. Status register 1 was combined with the program address register to form a single 32-bit PSW. The emulator's PSW always co-existed in the A1 register of the D-machine and in main memory during execution of AN/UYK-20 programs. The fields of SR1 were modified to include certain emulator toggles, along with the normal condition bits (Figure V-3). The condition bits for DMA and non-destructive read only (NDRO) mode were removed from the SR1 since they were hardware features of the AN/UYK-20 that would not be emulated.

Status register 2, the remaining 16 bits of the AN-UYK-20's PSW, was not resident in any D-machine registers during emulation execution for two reasons: the emulation could not afford the luxury of 48 bits of reserved register space, and SR2 was less frequently referenced than SR1 and the P-register. Consequently, SR2 had to be read from its reserved location in main memory. The contents of the upper 16 bits of SR2's memory location also contained additional emulation toggles which were used by the debugger package (Figure V-3).

MAIN MEMORY MAPPINGS


DECIMAL ADDRESS	OCTAL ADDRESS	USE

0 - 15	0 - 17	GENERAL REGISTER STACK 1
16 - 31	20 - 37	GENERAL REGISTER STACK 2
32	40	PROGRAM STATUS WORD
33	41	BREAKPOINT REGISTER
34	42	STATUS REGISTER 2 (SR2)
35	43	NEXT LOAD ADDRESS
36	44	CLOCKTIME
37	45	REAL TIME CLOCK
38 - 43	46 - 53	WORKSPACE (TEMP STORAGE)
44 - 49	54 - 61	STACK (TEMP STORAGE STACK)
50 - 53	62 - 65	I/O COMMAND WORDS (IOCW)
54 - 119	66 - 167	UNUSED
120 - 121	170 - 171	HEX ADDRESS FOR INPUT
122 - 141	172 - 215	INPUT CARD BUFFER
142 - 152	216 - 230	UNUSED
153 - 185	231 - 271	OUTPUT PRINT BUFFER
186 - 205	272 - 315	CRT BUFFER
206 - 229	316 - 345	ERRORLIST
230 - 767	346 - 1377	UNUSED
768 - 1023	1400 - 1777	PAGE ADDRESS REGISTERS


Figure V-2

AN/UYK-20 EMULATION
PROGRAM STATUS WORDS (PSW)

ACTIVE PSW: RESIDES IN LU REGISTER A1 (MEMORY ADDRESS 32)



INACTIVE PSW: RESIDES IN MEMORY ADDRESS 33



* FIELDS ADDED FOR USE BY THE EMULATOR

Figure V-3

4. D-Machine Registers

With only a limited number of high-speed registers available in the D-machine, the emulation design had to include a well-developed plan for their usage. Since only seven registers in the D-machine were 16 bits or longer, they were used exclusively for manipulating the AN/UYK-20 addresses, instructions, and data. The register environment had to be consistent throughout every execution cycle to allow utility routines to be called in the same manner by all opcode subroutines. The primary goal of the emulation was to use as few memory references as possible to conserve execution time and memory space. Judicious use of the existing registers was a necessity.

Several factors had to be considered before selecting a register for a particular function. The most important consideration was its flexibility within the D-machine. The B register, for example, was used as a general purpose register, since its contents could be gated through a masking filter prior to being utilized. A second factor was the type of operand it could contain. Double-word operands (32-bit) could only be stored in the 32-bit logic unit registers while 16-bit operands could also be stored in the memory control unit registers.

The A1 register contained the emulation's 32-bit program status word (PSW) at the commencement of the emulator program. It was not affected by individual instruction

microcode, except when incrementing the PAR, or when a particular instruction modified the PSW. Emulator toggles resident in SR1 could not be altered by an AN/UYK-20 instruction because their settings were independent of program execution.

The A3 register held the instruction word for the duration of its execution cycle. Each field of the instruction could be decoded and interpreted from the A3 register without having to retrieve it from memory. Once the instruction had been completely decoded, A3 was made available as a scratch pad register.

The A2 and B registers were used as scratch pad registers during each opcode execution cycle. In general, their contents were volatile, except when they were specifically documented in the the program listing. The contents of A2, for example, was not altered in the EMULIN subroutine, because of its use in the calling fetch routine. A2 and B were manipulated as either single or double-word operands during the arithmetic operations.

The only remaining logic unit register was the memory information register (MIR). MIR was used for storing information into memory and as a temporary storage location. Intermediate results were deposited in MIR during instruction execution and returned through the B register.

The base registers, BR1 and BR2, were used as storage for addresses and single-length operands, and for

temporary storage of intermediate results. In addition, all memory addressing in the emulation was accomplished using the lower 8 bits of BR2 and MAR (MAR2). These memory control unit registers had to be used carefully, because they required a sequence of several microinstructions to properly reference their contents.

B. LOADER

The loader incorporated into the AN/UYK-20 emulation provided a simple mechanism for loading AN/UYK-20 instructions into main memory (S-memory) of the Burroughs microprogramming system (Figure V-4). Its control word repertoire was flexible, allowing a variety of AN/UYK-20 program environments. Job control statements were included to execute and halt individual programs anywhere in S-memory.

The loader module consisted essentially of a scanner and a translator written in the microcode. Information was read into a 20-word buffer from cards or CRT input, then the buffer contents were scanned for control code consisting of one or more characters. Once these characters were interpreted, control was passed to the translator section which decoded the rest of the data in the buffer and performed the required function. The translator section consisted of a variety of routines that handled specific control words in the loader repertoire. The loader control statements, however, had to appear in a logical sequence (See Appendix A). All loader control statements are contained in Appendix B.

AN/UYK-20 LOADER




Figure V-4

The actual interface pipeline between the loader and the emulator consisted of two small emulator utility routines which started and stopped the external clock of the Burroughs microprogramming system. These routines were inserted for emulation timing purposes, and provided a 'stop watch' for AN/UYK-20 programs. The time recorded (in milliseconds) by this 'stop watch' was placed in a reserved memory location in the emulation memory map, and could be read using either a trace control instruction ('T'), or a machine status control word ('M').

C. THE FETCH MODULE

In order to emulate AN/UYK-20 execution and memory referencing, fetch microcode was developed which incorporated memory addressing algorithms and instruction fetch routines. Since both data and instructions were equally accessible from the processor, the memory addressing scheme was closely linked to the instruction fetch concept. Data and instructions could be interspersed throughout memory, and proper program execution required that the program address register point to an instruction word.

The emulation used two routines for memory addressing, EMULIN for reading, and EMULOUT for writing (Figures V-5, V-6). These subroutines performed both paging and break-point checking, depending on toggles set in the program status word. Paging was incorporated into the emulation in order to gauge the execution overhead required in emulating

the AN/UYK-20's paging scheme. The paging scheme implemented in the emulator divided main memory into 256-word pages, instead of 1024-word pages used by the AN/UYK-20. Since the Burroughs D-machine was organized for 256-word pages, the microprogramming required for the paging was straightforward. The 256 page address registers resided in the emulator's memory mapping, each initialized to the page number corresponding to their relative address (0-255). The paging algorithm imitated the AN/UYK-20's method of page addressing, and included the setting of a page modification bit.

The breakpoint option was added to provide a method of debugging AN/UYK-20 programs, once the emulation was completed. EMULIN and EMULOUT tested toggles set in the PSW to determine if breakpoint read, write, or both was desired.

The memory addressing convention required all memory references from 1K to 64K to use EMULIN and EMULOUT. All memory references to the memory mapping area (0-1023) did not use these routines, but instead utilized absolute memory referencing microcode.




Figure V-5




Figure V-6

The instruction fetch routine (IFETCH) retrieved instructions from main memory based on the contents of the program address register. Since IFETCH used EMULIN to read the instructions from memory, it could operate in a paging environment, with or without breakpoints (Figure V-7). IFETCH was also responsible for incrementing the PAR, and for testing the trace toggle prior to fetching an instruction. IFETCH was capable of retrieving any instruction word in the program address space (1024-65,535). In the event that the upper memory limit was reached, IFETCH would set the PAR to 1024 and continue execution. Trace toggle testing was inserted into IFETCH as part of the built-in debugging package. Since IFETCH was called prior to every instruction, it was the logical choice for placing a call to the debugger.

AN/UYK-20 IFETCH




Figure V-7

D. OPCODE IMPLEMENTATION

All of the 205 individual instructions emulated were microprogrammed using an identical instruction decoding mechanism. The routines that performed the required operations were terminal nodes on a large tree network, whose root was the OPCODE routine. OPCODE fetched an instruction and isolated the operation code field. The binary value of the opcode field was an index to an operation jump table containing individual opcode M-memory addresses. Within each opcode routine was microcode which isolated the sub-function 'f' field of the instruction and used its value as an index to the next level of opcode analysis. Depending on the opcode, this last jump could identify which instruction was to be performed. If it did not, further analysis of the 'm' or 'a' fields provided the final index to the instruction. Instruction formats are described in Appendix C.

After the instruction had been executed, control passed back to the opcode routine, and then the execution cycle was repeated for the emulation of the next AN/UYK-20 instruction. The AN/UYK-20 programmer could cause this microprogram loop to be exited by either inserting an executive return instruction (03,0,a,00) which caused a 'priority interrupt' and halted program execution, or by coding an instruction that was not implemented, not assigned, or caused a division overflow. The last three cases caused an execution fault, while the former resulted in normal program termination (Figure V-8).

ANZOYK-20 EMULATION GENERAL STRUCTURE




Figure V-8

The instruction fetch mode of OPCODE assumed that the PAR always pointed to an instruction word. Double-word instructions always had their 'y' field fetched after they were determined to be two words in length. Conditional double-word instructions performed their condition test before the 'y' field was fetched. If the test failed, the PAR was incremented by two prior to returning to OPCODE for continued execution.

The OPCODE routine was also written to accommodate the AN/UYK-20 'remote execute' instruction. When this operation was performed, a bit was set in the PSW which would indicate that one instruction out-of-line was being executed. For this operation, the current PSW was stored in memory, and the PAR was loaded with the address of the instruction to be executed. The OPCODE routine always checked the remote execute bit during an instruction cycle. If the bit was set, it would fetch the instruction indicated by the remote execute PAR, and restore the actual PAR, incremented by two, into the PSW.

Some of the opcode repertoire of the AN/UYK-20 was not emulated. Those instructions that were not emulated, however, retained slots in the opcode hierarchy for future inclusion. Any instruction not implemented by the emulator caused the machine to fault, and printed an error diagnostic on the selected output device ('NOT IMPLEMENTED - EXECUTION ENDS '). Similarly, locations were reserved for those instructions not assigned by the AN/UYK-20 were reserved

locations in the emulation . This permitted the emulator to be responsive to any future AN/UYK-20 hardware modifications. Whenever an instruction to be executed was not assigned, the emulator generated a fault interrupt and printed an error diagnostic on the selected output device ('FAULT INTERRUPT - EXECUTION ENDS').

E. UTILITIES

Although each emulated instruction performed different operations, each depended upon a common set of utility subroutines to accomplish their task. These subroutines varied in complexity, but each performed a function that contributed to successful instruction execution. A simple operation often required register addressing, condition code setting, and memory addressing, before the task was completed.

Utility subroutines were included in the emulation whenever feasible to simplify microprogramming and to alleviate programming redundancy. These subroutines were called using the successor command constructs available in TRANSLANG. Depending on the purpose of the utility routine, parameters were passed via D-machine register(s) or condition bit(s). This information was utilized by the utility in determining what operation was to be performed. In the carry subroutine, for example, a local condition bit was passed which indicated the appropriate condition code to be inserted into the PSW. A more complex example, the RX



format utility routine, required two parameters to be set by the instruction. Register A3 contained the instruction word and LC2 was set or cleared depending on whether or not byte formatting was required. The RX routine called other routines and could perform considerable processing before the final result, the effective operand address, was returned to the calling routine via the B register.

The utility section encompassed a number of routines which performed complex data manipulation. Arithmetic utilities for multiplication, division, and square root were accessed by nine separate AN/UYK-20 instructions. Indirection routines, which were called by the RX format routines, emulated the AN/UYK-20 cascaded addressing capabilities. A general purpose move subroutine permitted up to 256 cells of main memory to be moved from one location to another. This routine was used by the emulator's error diagnostic utilities, as well as the load and store multiple address register instructions.


F. INPUT/OUTPUT CONTROLLER

Although the AN/UYK-20's IOC was not emulated, several of its design features were imitated in creating a general purpose input/output controller for the emulator. The input/output command instruction (35 RR) initiated the I/O sequence, and reserved several cells in the memory mapping for I/O control words (Figure V-9). These control words contained fields which indicated what peripheral device was


AN/UYK-20 EMULATION
 INPUT/OUTPUT COMMAND WORDS



BUFFER ADDRESS
 THE MICROCODE ALTERS THE IOCW + 1
 DURING BUFFER TRANSFER



BUFFER SIZE
 USED FOR CRT OUTPUT



NUMBER OF SECTIONS
 USED FOR DISK TRANSFERS (NOT IMPLEMENTED)
 * CODE: 00 - CRT
 01 - PRT (OUTPUT)/CRD RDR (INPUT)
 10 - DISK (NOT IMPLEMENTED)

Figure V-9

selected, the number of buffers that would be passed, whether input or output was desired, and where the buffer was located. Two additional words were reserved for control data required to interface with the disk and the CRT. The disk input/output microcode was not incorporated into the controller, but the framework was provided so the IOC could be readily inserted in the future.

The emulator's IOC section was located in the utility section of the emulation, and operated asynchronously with the Burroughs IOP. Since the IOC was collocated with the emulator in the same D-machine, it was not capable of independent processing. Once it was initiated, emulation execution waited until input/output was completed. The emulation had to use the Burroughs Common Language, since the IOP was microprogrammed to accept only this character set from other D-machines.

In order to transfer a 33-word line printer buffer to the IOP, the AN/UYK-20 emulator IOC had to use 66 AN/UYK-20 words. In order to send 20 words to the CRT, the IOC had to construct a 40-word buffer. The COMPRES subroutine packed an AN/UYK-20 buffer of 66, 16-bit words into a 32-bit, 33-word buffer, suitable for output to the IOP.

Similarly, on input, a 20-word IOP buffer from the card reader or CRT expanded into a 40-word AN/UYK-20 buffer. In this case, the EXPAND subroutine split every packed 32-bit word of the IOP's buffer into two 16-bit words, suitable for processing by the emulator. These additional data transformations were required because of the buffering requirements of the Burroughs IOP.

VI. EMULATION TESTING

A. METHOD OF TESTING

The fundamental testing technique utilized throughout the development of the emulation consisted of three distinct phases: 1) each module was independently assembled and debugged until successful assembly was achieved, 2) each program segment was then tested for accuracy of the intended operation, and 3) the composite emulation program was tested under actual program conditions allowing for interaction among several modules. A debugging package, which was developed early in the emulation project, was the primary test vehicle for verifying emulation coding. Development and testing of the loader was, however, completed prior to the creation of the debugger.

Loader testing was accomplished by monitoring the control panel lights and synthetically halting program execution via the insertion of 'WAIT' statements, forcing the desired register to be transferred to 'MIR', and then re-examining the panel lights. This process was extremely tedious and time consuming but proved to be an invaluable tool for recognizing peculiar TRANSLANG constructs and microinstruction execution side effects.

Each module was subjected to an extensive desk checking process in order to reduce trivial assembly errors before running it on the machine. After a successful assembly had been achieved, the code was merged with previously existing assembled modules. The emulator was expanded as more modules were added, with utility routines being incorporated prior to the opcode programs.

Initially, the loader was designed, programmed, and thoroughly tested prior to the microprogramming of any AN/UYK-20 instructions or utilities. With the loader implemented, the emulation of the UYK-20 instruction repertoire could proceed with a minimum of loader induced problems.

Independent opcodes and various utility routines were added to the previously assembled programs. The final emulation consisted of a total of 205 opcodes, a set of utility programs, and a workable loader.

In the next phase of testing, every module was subjected to a representative number of test cases which demonstrated how closely they compared to the documented AN/UYK-20 operation. Artificial environments were created to subject every opcode to a variety of situations. Whenever the operation of the opcode disagreed with the documented AN/UYK-20 operation, the opcode's function was thoroughly researched. The opcode's side effects were categorized and questions formulated. Often the answers could only be obtained from the Univac field engineer.

To illustrate the complexity of testing, an add instruction was tested with numerous operand combinations: two positive operands, two negative operands, one of each sign yielding a negative result, opposite signs producing a positive result, and opposite signs producing a zero sum. During each addition operation, the overflow, carry, and condition bits had to be monitored in status register 1 to verify their appropriate setting. This level of detail was achieved with all of the implemented opcodes in order to produce an efficient and accurate emulation.

Throughout the entire testing scenario, which composed 20% of the emulation project, the debugger routine (DUMPREG) provided the necessary information for examining opcode execution. A representative sample debugger output is provided in Appendix D.

DUMPREG permitted a snapshot of both AN/UYK-20 general register stacks, PSW, SR1, and SR2, in addition to the D-machine registers (A1, A2, A3, BR1, AMPCR, MIR) and the Burroughs external clock. DUMPREG possessed sufficient flexibility to be incorporated into the microcode at any point. In the final emulator, however, the debugger is user specified, and will dump the AN/UYK-20 emulator environment either at every instruction fetch and program stop, or when called by a loader control card.

B. SAMPLE TEST PROGRAMS

After subjecting the entire emulation to extensive testing, some representative test programs were developed to demonstrate the feasibility of the emulation and its capabilities and performance as compared to an actual AN/DYK-20. There were two programs which were selected because they incorporated numerous emulation features. The two programs were the solution of simultaneous linear equations by Cramer's rule and generation of prime numbers. It must be noted that streamlined program design was not emphasized but rather utilization of a variety of opcodes and features of the emulation.

The program for solving linear equations contained a total of 28 opcodes, requiring 28 opcode execution cycles and 43 instruction fetches. The program demonstrated all four fundamental mathematical operations, numerous store and load functions, a comparison test and a jump instruction. The capability of performing card reader input and output was added when the emulator IOC was completed.

The prime number program demonstrated 30 instructions which required 116 opcode execution cycles, and 122 instruction fetches. This program illustrated numerous comparison tests, looping structures, several jump instructions, a load multiple instruction, addition, and division. The test programs are included in Appendix E.

C. TEST RESULTS

The performance analysis of the test programs consisted primarily of running numerous test cases, examining the results for accuracy and computing the total time required to execute the emulated AN/UYK-20 programs. The timing of the programs was accomplished by using an external clock available on the IOP. The clock time provided a fairly close representation of the emulation execution time, but it cannot be considered a completely accurate measure since the emulation must interrogate the IOP to retrieve the external clock contents. Approximately 50 microseconds are used when sampling the clock.

The time requirements of the AN/UYK-20 program execution were hand-calculated by summing the published instruction execution times as presented in Ref. 21. The emulation performance ratio (EPR) was computed merely to give an approximate indication of the emulation performance. The EPR is the ratio of measured Burroughs emulation time to the calculated AN/UYK-20 execution time. Two EPR figures are recorded: one with paging implemented and one without. The paging EPR figure is significant only in that it indicates how much additional overhead must be incurred when emulating the paging mechanism of the AN/UYK-20. The required additional execution time was about 26%. Naturally, paging overhead is directly proportional to the number of instruction fetches or memory references performed during a program.

The results of program testing are as follows:

	CRAMER'S RULE	PRIME NUMBERS
Number of Opcodes	28	30
Number of Fetches	43	122
Execution Cycles	28	116
Time w/o paging	5000 usec	13000 usec
Time with Paging	8000 usec	17000 usec
AN/UYK-20 Time	78 usec	193 usec
EPR w/o Paging	64 :: 1	67 :: 1
EPR with Paging	103 :: 1	88 :: 1

These figures represent only approximate comparisons of the two machines. These computations provide an estimate of emulation characteristics. An effective EPR without paging was projected to be 65::1.

VII. SUMMARY AND RECOMMENDATIONS

A. EXPERIENCE WITH HARDWARE

The emulation project provided the unique opportunity of learning about two computer systems. The Burroughs D-machine demanded a detailed knowledge of hardware operation, as well as a thorough understanding of the microprogramming language, TRANSLANG. The computer architecture and processor capabilities of the AN/UYK-20 had to be investigated and then integrated into the control store memory of the Burrough's D-machine.

On several occasions, hardware malfunctions with the Burroughs equipment prevented normal system operation. The card reader was inoperable for several weeks, and the disk drive unit had to be repaired several times. During the final three weeks of project development, one D-machine ceased to function properly. This restricted emulation testing to the remaining D-machine.

Although these hardware difficulties impeded normal progress of the project, they did not prevent the emulation from successfully being completed. If a hardware problem prevented emulation testing or debugging, other modules were designed and testing was postponed. This permitted continual emulation development regardless of the hardware

status. In addition, considerable time and effort was invested in trouble-shooting hardware malfunctions, so they could be isolated, diagnosed, and repaired.

B. LESSONS LEARNED

The emulation project brought together many different computer science techniques and disciplines which will be useful in future computer science endeavors. A great deal of experience in both computer architecture and operation was gained in two different types of computers. Microprogramming provided new insight into computer design and revealed many potential applications for programmable control store machines.

Since emulations normally require a large development effort, this project had to incorporate judicious system design and project management principles in order for it to be completed successfully. Careful monitoring of critical stages of the emulation, and coordination of the programming effort to meet scheduled requirements, was necessary throughout this research. The small programming team concept proved to work extremely well in this project.

Finally, several software practices were strictly followed that proved to be invaluable in constructing the emulation. First, modular programming succeeded in partitioning the emulation into discrete modules which could be designed, coded, tested, and implemented individually. The

emulation was constructed in segments, using the previously verified modules as a test bed for the new modules being built. Structured programming and prolific documentation were useful in developing each microprogram routine because they permitted each team member to understand the function of the program and how it could be used.

C. EMULATION PROBLEMS

The most significant problem of the emulation was not having had any experience with an AN/UYK-20 and not having anyone readily available with prior AN/UYK-20 experience. This lack of knowledge created some anxiety when attempting to analyze the ramifications of individual opcodes.

The idiosyncrasies of certain opcodes were not made self-evident by the AN/UYK-20 software manuals. Consequently, numerous code modules were redesigned when more detailed information was provided by a UNIVAC field engineer. This proved to be very time consuming, inefficient, and frustrating.

Another emulation difficulty was the lack of working registers in the host machine as compared with the target machine. While the AN/UYK-20 has either 16 or 32 general registers, depending on whether the second stack option is incorporated, the D-machine has effectively only seven workable registers containing 16 bits or more. Therefore, all AN/UYK-20 registers had to be mapped into S-memory which

created much longer register read/write times. This created significant register manipulation problems which in some cases required main memory references for instructions intended to be strictly register-to-register operations. Consequently, increased execution times resulted in a higher emulation performance ratio (EPR), decreasing the overall emulation performance.

D. RESULTS

Emulating the AN/UYK-20 on a Burroughs D-machine required a considerable amount of preparation and planning before any results were realized. An in depth analysis of each computer's architecture and operating characteristics was conducted to insure that an emulation was feasible in the allotted time period. From the inception of the project, the goal of the emulation was to implement a standard AN/UYK-20 processor. This decision was based on the capability of the D-machine and an estimate of how much time would be involved in developing, debugging, and testing the final product. Although this goal was achieved, it was felt more time could have been devoted to testing and verifying emulation operation.

The AN/UYK-20 emulation was a highly complex microprogramming project involving numerous data structures and transfer protocols. A total of 205 AN/UYK-20 instructions were emulated out of nearly 290 instructions in the repertoire (including all IOC, math pac, and clock interrupt

opcodes). AN/UYK-20 diagnostic programs and user programs will establish the validity of the emulator's construction.

E. RECOMMENDATIONS AND FOLLOW-ON TOPICS

Although 205 opcodes have been implemented, tested, and developed into a working emulation, there are still many challenging avenues to pursue in creating the complete emulation package. First, testing is a continuous process and should be performed in conjunction with code optimization. A comprehensive code optimization effort could improve the EPR without sacrificing code readability.

Second, the floating point and 'math pac' options could be implemented. The addition of floating point arithmetic, trigonometric, and hyperbolic functions would significantly strengthen the scientific capabilities of the emulation. This would be an extremely strenuous undertaking but would permit more tactical data applications of the emulation, increasing its value to the Navy.

One area which could be examined is to perform a comprehensive timing analysis between an AN/UYK-20 and the emulation. This could consist of collecting numerous benchmark programs from Navy AN/UYK-20 installations, where performance data could be accurately obtained. These programs could then be run on the emulator, and analyzed with the benchmark results. The feasibility of replacing or substituting emulation host machines for target machines could be

addressed and supported by the timing analysis study.

An emulation of the AN/UYK-20 input/output controller could be incorporated into the emulation without serious difficulty. Since a second D-machine is available, the IOC channel processor instructions could be emulated and inserted into that D-machine's control memory. The independent processing characteristic of the AN/UYK-20 IOC would be fulfilled using this arrangement.

Finally, when the Burroughs system is linked with the computer science department's PDP 11/50, the AN/UYK-20 emulator could be connected to that system's peripheral resources. This would allow future incorporation of an AN/UYK-20 ULTRA assembler and a CMS-2M compiler into the PDP 11/50 system which could then produce machine language object code files for the AN/UYK-20 emulator to execute.

APPENDIX A. AN/UYK-20 EMULATOR USER'S MANUAL

This description is designed to provide sufficient information to operate the AN/UYK-20 emulation program. It is assumed that the informal Burroughs D-machine manual in the Burroughs laboratory will supply adequate power-on instructions and solve any hardware operating difficulties which may arise.

The procedure for utilizing the AN/UYK-20 emulator can be divided into four phases:

- 1) selection of the necessary loader control cards (JCL).
- 2) selection of the AN/UYK-20 program instruction set.
- 3) implementation of phases one and two into the required card or CRT format.
- 4) actual hardware implementation on the Burroughs D-machine resulting in program execution.

Phase one can be achieved by selecting the desired loader control cards described in Appendix B. The card format is identical to the CRT format, except that the CRT requires the user to <carriage return> at the end of every line of input data.

Phase two is accomplished by creating the AN/UYK-20 program from a subset of the 205 emulated instructions.

Phase three consists of keypunching the desired JCL and AN/UYK-20 program in the format illustrated in Appendix C.

The resulting job deck will typically be assembled as follows:

```
?SMLoad TED/UYK20-OBJECT      % loads the emulator into
                                micromemory

L 00004                        % load the program into
                                page 4

C 00206 FAULT INTERRUPT-EXECUTION ENDS "

C 00214 NOT IMPLEMENTED-EXECUTION ENDS "

C 00222 DIVIDE OVERFLOW - FAULT ENTERED"

*****
other-desired JCL
*****

AN/UYK-20 Program

    03,0,a,00                    % priority interrupt
    (a = 00-17 octal)           (mandatory card)

G                                % commence program
                                execution

M (or M1)                       % machine status (reg. dump
                                at termination)

E                                % end job card
```

Finally, phase four consists of the entire program deck being loaded into the card reader. It is assumed that the IOP is at address 0015 hex, the selected interpreter is at address 0549 hex, the line printer is 'READY', and the IRQ switch is 'off'.

The IRQ switch is a three-way toggle switch mounted on the right side of the interpreter. In the up position, IRQ is 'on', horizontally it is 'off', and the downward position is used for external functions.

If either the interpreter or the IOP is not at the proper starting address, clear them by depressing the 'CLEAR' button on each unit. If this procedure does not remedy the situation, consult the user's manual in the laboratory.

Upon reading the ?SMLoad card, the system will load the AN/UYK-20 emulator object program into the micromemory of the selected interpreter. The program address counter (on the interpreter) will be at the beginning of the emulation program, address 0000 hex. At this point, the user can select CRT input and output by placing the IRQ switch to the 'on' (upward) position. If CRT input is not desired, leave the IRQ switch in the 'off' (horizontal) position. Next, force step the interpreter by momentarily depressing the FST button (uppermost push button on side panel of the interpreter). Do not hold in the FST button. This may cause some undesirable side effects.

After depressing the FST button, the AN/UYK-20 program is loaded into S-memory. If the input is expected from the CRT, the user must enter his program from the console. Otherwise, the emulator will request cards from the card reader. Once the program has been loaded and the 'G' card read, program execution begins.

After successful program termination, the program returns to the loader and asks for more input. At this point, the user may terminate his job, or start another load sequence. It should be remembered that the AN/UYK-20 emulator has been designed for monoprogramming execution. It executes one program at a time, but can execute any number of programs in sequential order if desired. When the job is terminated, the D-machine returns to its starting address (0000 hex) and awaits further processing. When the user returns to the start address, the system is effectively 'master cleared' since S-memory will be cleared prior to executing any further jobs. It is not necessary, however, to use the ?SMLoad card for additional programs or program re-runs because the emulator object code still resides in micromemory.

If the results of program execution are not as anticipated, use of either a 'T' or 'T1' option (trace card) is recommended to provide the user with a fetch-by-fetch program trace with the output to the printer or CRT respectively.

APPENDIX B. LOADER CONTROL CARD FORMATS

CARD COLUMNS

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
B	R																			
		W																		
		B																		
C																				
D																				
E																				
G																				
I	1																			
	2																			
L																				
M																				
		1																		
P																				
R																				
S	1																			
	2																			
T																				
		1																		

Note: All numeric fields are in decimal.

LOADER CONTROL CARD DESCRIPTION

Control Card Identifier	Description
B ---	The 'B' card is used to implement the breakpoint feature of the emulation. This feature allows the user to specify a decimal address in columns 4-8. Column 2 must contain a R or W to breakpoint on a read or write operation respectively. The default condition is breakpoint on both read and write.
C ---	The 'C' card is used to insert character strings into memory. The character string starts in column 9 and continues until terminated by a quote symbol (") or the string reaches column 80. The decimal address where the character string will be written is given in columns 4-8. A blank or zero address field causes the character string to be inserted at the current load address.
D ---	The 'D' card is used to store decimal data from columns 16-20 into the memory address found in columns 4-8. A blank or zero address field causes the data to be inserted at the current load address.
E ---	The 'E' card is used to indicate the end-of-job and therefore is a mandatory control card for job separation.
G ---	The 'G' card or 'GO' card is used to start execution. The starting decimal address is in columns 4-8. The default value of a blank or zero address field will cause program execution to start address 01024.

- I --- The 'I' card or set index register card is used to store decimal data from columns 16-20 into the register designated in columns 7-8, into the general register stack (1 or 2) specified in column 2.
- L --- The 'L' or load card is used to partition memory into 256, 256-word (32-bit) pages and to load the program into the decimal page as referenced by columns 4-8. Pages 0-3 should not be used because they contain the required emulation register mapping and established workspace. The 'L' is a required control card, and it is recommended that it be the first JCL card.
- M --- The 'M' card or machine status card provides a register dump, wherever it is inserted. It is normally placed between the 'G' and 'E' cards in the JCL deck. If a 1 is placed in column 2, the machine status dump will be sent to the CRT. This dump will contain the current value all AN/UYK-20 general registers, the PS#, SR2, next instruction address, the breakpoint address, and clocktime.
- P --- The 'P' card is used to implement paging.
- R --- The 'R' or reserve space card is used to reserve memory space as specified decimally in columns 4-8.
- S --- The 'S' card is used to simulate setting of the program stop switches (1 and 2) on the AN/UYK-20 maintenance panel. Column 2 must contain a 1 or a 2. Two cards are required if both switches are to be set.
- T --- The 'T' or trace card provides a fetch-by-fetch program trace, dumping the entire machine status on every fetch cycle. If a 1 is in column 2, the trace will be displayed on the CRT. This card is recommended for debugging programs.

APPENDIX C. AN/UYK-20 EMULATOR INSTRUCTION FORMAT

Format	Card Columns

	5 6 7 8 9 10 11 12 13 14
RR, RL,	opcode , 'f' , ' a ' , ' m '
RI Type 2	
	5 6 7 8 9 10 11 12
RI Type 1	opcode , 'f' , ' d '
	5 6 7 8 9 10 11 12 13 14 15 16 - 20
RK, RX	opcode , 'f' , ' a ' , ' m ' , ' y '

Notes:

- 1) All fields are in octal with the exceptions of addresses and the 'y' field which are decimal
- 2) All fields must be zero-filled
- 3) The following field restrictions must be followed:

Field	Range	Base
Opcode	00-76	octal
'f'	0-3	octal
'a'	00-17	octal
'm'	00-17	octal
'd'	000-377	octal
'y'	00000-65535	decimal
addr	00000-65535	decimal

APPENDIX D. SAMPLE DEBUGGER OUTPUT

This appendix provides a sample program output illustrating the Trace option. The debugger is called at the beginning of every instruction fetch, and at the termination of the program. Space has been provided for dumping 48 memory addresses including emulated AN/UYK-20 registers and D-machine registers. Each output line consists of eight regions printed in hexadecimal with a total of eight hex digits (32 bits) per region.

The listing is annotated to indicate the identity of each output cell. A summary of cell definitions (numbering from left to right, top to bottom) follows:

DECIMAL ADDRESS	DESCRIPTION

0 - 15	General Register Stack 1
16 - 31	General Register Stack 2
32	Program Status Word (PSW)
33	Breakpoint Register (BREAKPT)
34	Status Register 2 (SR2)
35	NEXTINSTR (next load address)
36	Clocktime
37	Real-Time Clock (RTC)
38	AMPCR
39	A1
40	A2
41	A3
42	MIR
43	BR1
44 - 47	Unused

APPENDIX E. SAMPLE TEST PROGRAMS

The programs listed in this appendix were designed to illustrate how the AN/UYK-20 emulator can be used for developing programs. The first two programs presented are the generation of prime numbers and the solution of simultaneous linear equations by Cramer's Rule. They depict several AN/UYK-20 control structures such as looping, iteration, and condition code testing as well as numerous load, store, and arithmetic operations. The last program performs the Cramer's Rule algorithm and demonstrates input/output routines.

*****LINEAR EQUATIONS BY CRAMER'S RULE*****

```

P 00024 L 00024 FAULT INTERRUPT-EXECUTION ENDS *
C 00226 C 00226 FAULT NOT IMPLEMENTED-EXECUTION ENDS *
C 00214 C 00214 NOT IMPLEMENTED-EXECUTION ENDS *
C 00222 C 00222 DIVIDE OVERFLOW - FAULT ENTERED*
I2 30 I2 30 I0CM FOR 20 BUFFERS FROM CARD READER
I2 31 I2 31 I0CM FOR 6 BUFFERS FROM CARD READER
I2 32 I2 32 I0CM FOR 5 BUFFERS TO PRT
I2 03 I2 03 OUTPUT I0CM FOR 5 BUFFERS TO PRT
I2 04 I2 04 OUTPUT 20 BUFFERS TO PRT
I2 05 I2 05 REGISTER CONTAINING TWO BCL SPACE CHARACTERS
I2 06 I2 06
I2 07 I2 07
I2 08 I2 08
I2 09 I2 09
I2 10 I2 10
I2 11 I2 11
I2 12 I2 12
I2 13 I2 13
I2 14 I2 14
I2 15 I2 15
D 02048 D 02048 BOTH EQUATIONS MUST BE IN STD FORM
D 02049 D 02049 A (Y) PLUS B (X) EQUALS C
D 02050 D 02050 Y COEFF OF 1ST EQN
D 02051 D 02051 X COEFF OF 1ST EQN
D 02052 D 02052 CONSTANT OF 1ST EQN
D 02053 D 02053 Y COEFF OF 2ND EQN
D 02054 D 02054 X COEFF OF 2ND EQN
D 02055 D 02055 CONSTANT OF 2ND EQN
D 03013 D 03013 LOAD 1 INTO REG. 12
D 03014 D 03014 LOAD SSI WITH REG 13
D 03015 D 03015 STORE DOUBLE INTO I0CM
D 03016 D 03016 INPUT 14 BUFFERS FROM CARD READER
D 03017 D 03017 STORE DOUBLE INTO I0CM
D 03018 D 03018 INPUT 6 BUFFERS FROM THE CARD READER
D 03019 D 03019 INITIALIZE BUFFER WORDS COUNT (20 PRT BUFFERS)
D 03020 D 03020 INITIALIZE OUTPUT BUFFER ADDR
D 03021 D 03021 STORE (RA) INTO Y* AND INDEX BY 1 (STORE SPACES)
D 03022 D 03022 DECREMENT BUFFER COUNTER
D 03023 D 03023 COUNTER EQUAL ZERO
D 03024 D 03024 INITIALIZE BUFFER ADDRESS OF INPUT
D 03025 D 03025 BUFFER COUNT
D 03026 D 03026 INITIALIZE DESTINATION BUFFER ADDR
D 03027 D 03027 LOAD AND INDEX BY 1
D 03028 D 03028 STORE RA INTO Y* AND INDEX Y*
D 03029 D 03029 DECREMENT COUNTER
D 03030 D 03030 COUNTER EQUAL ZERO
D 03031 D 03031 ADD 26 TO BUFFER ADDR
D 03032 D 03032 RESET BUFFER WORD COUNT
D 03033 D 03033 DECREMENT NEXT COUNTER (NO. OF BUFFERS)
D 03034 D 03034 COUNTER EQUAL ZERO
D 03035 D 03035 STORE DOUBLE INTO I0CM
D 03036 D 03036 OUTPUT 14 BUFFERS TO PRT

```

```

63.0.13.01
03.0.13.05
01.2.11.00.08036
01.2.12.00.00310
01.2.13.00.00035
01.2.14.00.05120
15.1.10.11
02.0.12.11
45.1.13.75
01.2.11.00.08036
05.1.15.14
15.1.15.11
02.0.13.11
45.1.13.74
22.2.11.00.00026
01.2.13.00.00040
02.0.13.11
45.1.13.56
63.0.13.00
03.0.13.05
01.3.01.00.02050
01.3.03.00.02051
01.3.03.00.02052
01.3.11.00.02053
01.3.13.00.02054
01.3.13.00.02055
26.0.13.03
26.0.13.03
21.0.00.10
44.1.05.2
12.3.00.06.00014
01.2.00.00.00030
01.3.01.00.02050
01.3.03.00.02051
01.3.03.00.02052
01.3.11.00.02053
01.3.13.00.02054
26.0.00.15
26.0.13.05
21.0.00.10
27.0.00.17
26.0.01.13
26.0.13.03
21.0.04.14
27.0.04.17

***RE-ENTRY POINT FOR REPETITIVE EXECUTION***
LOAD SRI WITH A 1 FROM REG 13
INITIALIZE NEXT OUTPUT BUFFER ADDRESS
INITIALIZE NEXT BUFFER WORD COUNT (5 PRT BUFFERS)
BUFFER COUNT
INITIALIZE BUFFER ADDR OF SECOND INPUT BUFFER
STORE (RA) INTO Y* AND INDEX BY 1 (STORE SPACES)
DECREMENT BUFFER COUNTER
COUNTER EQUAL ZERO
REINITIALIZE BUFFER ADDR IN REG 9
LOAD AND INDEX BY 1
STORE RA INTO Y* AND INDEX Y*
DECREMENT COUNTER
COUNTER EQUAL ZERO
ADD 26 TO BUFFER ADDR
RESET BUFFER WORD COUNT
DECREMENT NEXT COUNTER (NO. OF BUFFERS)
COUNTER EQUAL ZERO
LOAD REG 13 WITH 0
LOAD SRI WITH 0
***CRAMER'S RULE ALGORITHM*** STORE X OF EON 1
STORE Y COEFF, EON 1, INTO REG 03
STORE CONSTANT, EON 1, INTO REG 05
STORE Y COEFF, EON 2, INTO REG 11
STORE X COEFF, EON 2, INTO REG 13
STORE CONSTANT, EON 2, INTO REG 15
MULT LEFT DIAG OF DENOM, RESULT IN 00/01
MULT RT. DIAG OF DENOM, RESULT IN 10/11
SUBTRACT DOUBLE, RESULT OF DENOM, RESULT IN 10/11
COMPARE DENOM WITH ZERO
JUMP, IF EQUAL (ZERO DETERMINANT)
STORE DOUBLE, DENOM INTO 14/17
LOAD 00 INTO REG 00
RESTORE Y COEFF, EON 1, INTO REG 01
RESTORE X COEFF, EON 1, INTO REG 03
RESTORE CONSTANT OF EON 1 IN REG 05
RESTORE Y COEFF OF EON 2 IN REG 11
RESTORE CONSTANT OF EON 2 IN REG 13
X NUM LEFT DIAG MULT, RESULT IN 00/01
X NUM RT. DIAG MULT, RESULT IN 10/11
X RESIDUES IN REG 01
Y NUM LEFT DIAG MULT, RESULT REG 04/05
Y NUM RT. DIAG MULT, RESULT REG 14/15
DOUBLE SURTRACT (EVAL NUM), RESULT 04/05
DIVIDE NUM/DENOM, Y RESIDUES IN 05

```

```

01,02,07,00,16339
63,0,03,00
63,3,09,12
1C,3,03,07,00000
44,1,033
63,0,03,00
62,0,07,01
40,1,371
01,2,07,00,16633
63,0,09,00
63,3,08,12
1C,3,01,07,00000
44,1,033
63,0,01,00
62,0,07,01
40,1,371
63,0,15,01
03,0,15,05
12,1,04,17
35,0,03,00
03,0,05,00
63,0,15,01
03,0,15,05
20,2,11,00,00198
01,2,13,00,00030
05,1,15,14
15,1,15,11
02,0,13,11
45,1,374
12,1,04,17
35,0,03,00
03,0,05,00

***** TO BCL CONVERSION***** TWICE BUFFER ADDR PLUS 1
LIT LOAD, C INTO REG 0
LIT DIVIDE, REG 0/1 BY 10
BYTE STORE, REG 7 MUST CONTAIN TWICE ADDR
LOCAL JUMP EQUAL (ZERO QUOTIENT)
LIT LOAD, C INTO REG 0
LIT SUBTRACT, 1 FROM REG 7
LOCAL JUMP
LOAD CONSTANT, TWICE ADDR PLUS 1 IN REG. 7
LIT LOAD, C INTO REG 4
LIT DIVIDE, REG 4/5 BY 10
BYTE JUMP
JUMP EQUAL, CHECK FOR ZERO QUOTIENT
LIT LOAD, C INTO REG 4
LIT SUBTRACT, 1 FROM REG 7
LOCAL JUMP
LOAD REG 13 WITH A 1
LOAD SR1 WITH A 1
STORE DOUBLE INTO IOCW
DUMP 5 BUFFERS TO PRT
HALT

***** SOLUTION CASE*****
LOAD SR1 WITH A 1
RECOMPUTE OUTPUT BUFFER ADDR FOR *NO SOLUTION*
REINITIALIZE COUNTER
LOAD AND INDEX BY 1
STORE RA INTO Y* AND INDEX Y*
DECREMENT COUNTER
COUNTER EQUAL ZERO
STORE DOUBLE INTO IOCW
DUMP 5 BUFFERS TO PRT
HALT

```

6

COMMENCE EXECUTION

THIS IS A DEMONSTRATION PROGRAM OF THE AN/JYK20 EMULATOR.
THE PROGRAM SOLVES TWO SIMULTANEOUS EQUATIONS BY CRAHER'S RULE.

THE INPUT COEFFICIENT VALUES AND CONSTANTS FOR EACH EQUATION MUST BE INSERTED
USING LOADER CONTROL CARDS IN THE FOLLOWING LOCATIONS

1ST EQUATION. A1 IN LOCATION 2050 D.
B1 IN LOCATION 2051 D.
CONSTANT IN LOCATION 2052 D.

2ND EQUATION. A2 IN LOCATION 2053 D.
B2 IN LOCATION 2054 D.
CONSTANT IN LOCATION 2055 D.

THE RESULT IS.
X > 2

Y > 1

TO CHANGE VARIABLES INSERT LOADER JCL HERE, OTHERWISE EXIT
I2 11 00040 REINITIALIZE BUFFER WORD COUNT FOR BUFFER INIT.
D 02033 00031 Y COEFF OF 2ND EQUATION
D 02034 00031 X COEFF OF 2ND EQUATION
D 02035 00033 CONSTANT OF 2ND EQUATION
G 00031 RE-EXECUTE PROGRAM AT ADDR 1055 DECIMAL

THE RESULT IS.
X >

Y > NO SOLUTION

TO CHANGE VARIABLES INSERT LOADER JCL HERE, OTHERWISE EXIT
E END EXECUTION

APPENDIX F. EMULATOR LISTING

This appendix provides a listing of the TRANSLANG assembler output of the AN/UYK-20 emulation. A source file copy of the emulator exists on disk as well as on cards. A microinstruction object file is also maintained on disk.

The listing is divided into four sections. The left most section contains the microinstruction address composed of four hexadecimal digits followed by a 56-bit microinstruction created from a TRANSLANG instruction. The center section contains the TRANSLANG source which includes labels, an instruction, and/or a comment field. The final number printed on the right most side of the listing is the sequence number of the TRANSLANG source statement. This number, printed in decimal, is created by a Burroughs software utility program called CARD-LIST. This number must be used when editing source programs on disk.

0C0C	03FC	0000	0030	0090	53 = LIT/ 8 = SAR			0C058C00 D
0C0D	4809	AC56	8B3C	00F0	A1 AND 8 R = 8	% FILL LSR OF P REGISTER WITH CHARACTER	% FROM COLUMN ONE.	0C059C00 D
0C0E	4809	2C52	0030	00F0	LIT EOL R	% BCL CODE FOR "B"		0C060C00 D
0C0F	012C	0000	0030	00E0	18 = LIT	LIT EOL R/ IF TRUE THEN STEP ELSE SKIP % CHECK FOR "D"		0C061C00 F
0C10	580E	2C52	0030	00F0	BREAKPOINT - 1 = MPCR	% JUMP TO BREAKPOINT ROUTINE		0C062C00 D
0C11	002C	0000	0030	0040	20 = LIT	% BCL CODE FOR "D"		0C063C00 D
0C12	014C	C0C3	0030	00E0	LIT EOL R/ IF TRUE THEN STEP ELSE SKIP % CHECK FOR "D"	% JUMP TO DATA ROUTINE		0C064C00 D
0C13	580B	2C52	0030	00E0	DATA - 1 = MPCR	% BCL CODE FOR "E"		0C065C00 D
0C14	003F	C803	0030	0040	21 = LIT	LIT EOL R/ IF TRUE THEN STEP ELSE SKIP % CHECK FOR "E"	% JOB TERMINATION. REINITIALIZE MEMORY	0C066C00 D
0C15	0150	C0C0	0030	00E0	START - 1 = MPCR	% BCL CODE FOR "G"		0C067C00 D
0C16	680B	2C52	0030	00F0	LIT EOL R/ IF TRUE THEN STEP ELSE SKIP % CHECK FOR "E"	% JUMP TO GO ROUTINE		0C068C00 D
0C17	5FFC	00C0	0030	0050	23 = LIT	LIT EOL R/ IF TRUE THEN STEP ELSE SKIP % CHECK FOR "G"		0C069C00 D
0C18	0170	0000	0030	00E0	GO - 1 = MPCR	% BCL CODE FOR "I"		0C070C00 D
0C19	580D	2C52	0030	00F0	25 = LIT	LIT EOL R/ IF TRUE THEN STEP ELSE SKIP % CHECK FOR "I"	% CHECK FOR "E"	0C071C00 D
0C1A	004C	00C0	0030	0040	SETINDEXREG - 1 = MPCR	% JUMP TO THE SET INDEX REG ROUTINE		0C072C00 D
0C1B	0190	0000	0030	00E0	35 = LIT	% BCL CODE FOR "L"		0C073C00 D
0C1C	580E	2C52	0030	00F0	LIT EOL R/ IF TRUE THEN STEP ELSE SKIP % CHECK FOR "L"	% CHECK FOR "L"		0C074C00 D
0C1D	0050	C0C0	0030	0040	LOAD - 1 = MPCR	% JUMP TO LOAD ROUTINE		0C075C00 D
0C1E	023C	C0C0	0030	00E0	39 = LIT	% BCL CODE FOR "P"		0C076C00 D
0C1F	580B	2C52	0030	00F0	LIT EOL R/ IF TRUE THEN STEP ELSE SKIP % CHECK FOR "P"	% CHECK FOR "P"		0C077C00 D
0C20	006C	C0C0	0030	0040	SETPAGING - 1 = MPCR	% JUMP TO SET PAGING BIT ROUTINE		0C078C00 D
0C21	0270	0000	0030	00E0	41 = LIT	% BCL CODE FOR "R"		0C079C00 D
0C22	580E	2C52	0030	00F0	LIT EOL R/ IF TRUE THEN STEP ELSE SKIP % CHECK FOR "R"	% CHECK FOR "R"		0C080C00 C
0C23	0070	0000	0030	0040	RESERVESPACE - 1 = MPCR	% JUMP TO RESERVESPACE ROUTINE		0C081C00 C
0C24	0290	0000	0030	00E0	50 = LIT	% BCL CODE FOR "S"		0C082C00 D
0C25	580B	2C52	0030	00F0	LIT EOL R/ IF TRUE THEN STEP ELSE SKIP % CHECK FOR "S"	% CHECK FOR "S"		0C083C00 D
0C26	0080	C0C0	0030	0040	SWITCHES - 1 = MPCR	% JUMP TO SWITCHES ROUTINE		0C084C00 D
0C27	032C	00C0	0030	00E0	51 = LIT	% BCL CODE FOR "T"		0C085C00 D
0C28	580E	2C52	0030	00F0	LIT EOL R/ IF TRUE THEN STEP ELSE SKIP % CHECK FOR "T"	% CHECK FOR "T"		0C086C00 C
0C29	0090	0000	0030	0040	TRACE - 1 = MPCR	% JUMP TO TRACE ROUTINE		0C087C00 D
0C2A	033C	0000	0030	00E0	19 = LIT	% BCL CODE FOR "C"		0C088C00 C
0C2B	580B	2C52	0030	00F0	LIT EOL R/ IF TRUE THEN STEP ELSE SKIP % CHECK FOR "C"	% CHECK FOR "C"		0C089C00 D
0C2C	00A0	0000	0030	0040	CHARSTRING - 1 = MPCR	% JUMP TO CHARACTER STRING ROUTINE		0C090C00 D
0C2D	0130	0000	0030	00E0	49 = LIT	% ECL CODE FOR BLANK		0C091C00 C
0C2E	580E	2C52	0030	00F0	LIT EOL R/ IF TRUE THEN STEP ELSE SKIP % CHECK FOR "C"	% CHECK FOR "C"		0C092C00 D
0C2F	0080	C0C0	0030	0040	INSTRUCTION - 1 = MPCR	% JUMP TO THE INSTRUCTION HANDLING SUBROUTINE		0C093C00 D
0C30	0300	0000	0030	00E0	36 = LIT	% BCL CODE FOR "H"		0C094C00 C
0C31	580B	2C52	0030	00F0	LIT EOL R/ IF TRUE THEN STEP ELSE SKIP % CHECK FOR "H"	% CHECK FOR "H"		0C095C00 D
0C32	00C0	0000	0030	0040	MACHSTAT - 1 = MPCR	% JUMP TO MACHINE STATUS ROUTINE		0C096C00 D
0C33	0240	0000	0030	00E0	NEWCARD - 1 = MPCR	% DEFAULT. GET NEW CARD		0C097C00 D
0C34	580B	2C52	0030	00F0				0C098C00 D
0C35	0000	0000	0030	0040				0C099C00 D
0C36	00EC	0000	0030	0040				0C100C00 D


```

0056 4809 0C43 0030 00F0
0057 4809 4152 0030 00FC
0058 5008 0000 0830 00F0
0059 0150 0003 0030 0040
005A 0160 0003 0030 0060
005B 0170 0003 0030 0060
005C 4809 0000 0030 00FC
005D 4809 0000 0030 00FC
005E 4820 0003 0030 00F0
005F 9809 0000 0030 10F0
0060 9008 0003 0030 00F0

0061 4809 0003 0031 00F0
0062 01F0 0000 0030 00E0
0063 4809 2003 0010 00F0
0064 0780 0003 0030 00A0
0065 4809 0C43 0030 00F0

0066 0180 0003 0030 0060
0067 9408 0003 0010 00F0
0068 0650 0003 0030 0040

0069 9809 2003 0830 00F0
006A 07AC 0000 0030 00E0
006B 980E 0000 0030 00FC
006C 0190 0003 0030 0060
006D 4809 0C40 0030 00FC
006E 01AC 0003 0030 0060
006F 0600 0003 0030 0040
0070 9808 0000 0030 00F0
0071 0070 0003 0030 0040
0072 4809 2003 0030 00F0
0073 0780 0003 0030 00E0
0074 4809 0001 0030 00F0
0075 0600 0003 0030 0020
0076 4809 0C40 0030 00F0

0077 0180 0000 0030 0060
0078 0760 0003 0030 0040
0079 0070 0003 0030 0040

% TEST FOR BLANK ADDR FIELD
% IF TRUE THEN 0 = B1 STEP ELSE SKIP % IF BLANK ADDR TREAT AS 0
% OUTPUT EQUAL C IN B REG
% PACK DECIMAL NUMBERS INTO SINGLE WORD
% DECODE THE DECIMAL NUMBERS INTO OCTAL
% NEEDED FOR AMPCR ASSIGN PRIOR TO JUMP
% THIS ROUTINE PERFORMS A MEMORY WRITE
% THIS ROUTINE PERFORMS A MEMORY WRITE
%
% CALL TOP TO READ NEXT CARD THEN
% JUMP TO CONTROL SPACE CARD ROUTINE.
% THIS ROUTINE INSERTS SPACES INTO
% HEXADR AND CARDRUFFR
% REMAINING 11 WORDS ARE FILLED WITH
% SPACES FOR ECHO PRINT ROUTINE.
% 33 WORDS WILL HAVE SPACES
% PUT SPACES INTO MIR
%
% RETRIEVE CARD
% CARDRUFF ADDRESS INTO B
% SKIP % IRC INDICATES CRT INPUT
% CONTENTS FOR MAILBOX
% JUMP TO CONTROL CARD ROUTINE
% FALSE THEN ECHO PRT (PTR)
% JUMP TO CONTROL CARD ROUTINE
%
% MIR CONTAINS 1/HEXADDR
%
% ECHO CARD READ
% JUMP TO EXTOP ROUTINE
% UNSUCCESSFUL TO OPERATION
% JUMP TO CONTROL CARD ROUTINE
%
% THIS ROUTINE PERFORMS THE TOP INTERFACE
% BY PASSING TO THE TOP THE FUNCTION
% AND THE ADDRESS IN THE MAILBOX. THE TOP

```

```

007A 1C86 C002 001C 00FC
007B 3809 00C0 0030 1CF0
007C 3F08 0003 0030 C0F0
007D 0809 0003 0030 C0FC
007E 0808 0003 0030 C0FC
007F 0C09 0003 0030 C0FC
0080 ALC8 0C42 0030 C0FC
0081 592F 0003 0030 C0F0

0082 3809 0003 0C30 1CF0
0093 3C28 00C3 0C30 00F0

0094 4809 2001 2000 00F0
0095 0060 0003 0C70 C0AC
0096 4809 C053 0830 C0FC
0097 4820 0003 0C00 C0FC

0098 49C9 0003 0C70 00F0
0099 4809 0003 0C30 00F0
009A 4809 00C0 0031 C0F0
009B 5030 0003 0C30 C080

009C 4809 A001 4C70 00F0
009D 4809 A003 0E70 00F0

009E 4809 0C41 0032 00F0

009F 340E A0C1 4C70 00F0

0099 088C 00C3 0070 C040
0091 2819 0003 0C00 C0FC
0092 01C0 0003 0C30 004C

0093 4809 0F45 001C 00F0
0094 4809 00C0 0C30 C0FC

0095 AC08 0C40 4030 00F0
0096 0890 00C0 0C30 0040

0097 4820 00C3 0C30 00F0

```

RETURNS THE STATUS OF THE OPERATION
 IN THE B REGISTER.
 SET GC2 WHEN GC2 THEN NOT 0 = MAR2
 MW2: IF SAI
 WHEN SAI THEN 0: SET INT
 IF INT
 WHEN INT THEN STEP
 BEX: MR2: IF RDC
 WHEN RDC THEN NOT 0: RESET GC2
 IF ABT THEN JUMP ELSE RETN

OUTPUT1:
 MW2: IF SAI
 WHEN SAI THEN 0: JUMP

CRTIN:
 LIT L = A2
 COMP 16 = SARI 6 = LIT
 A2 OR B = B
 JUMP

PACKED:
 * THIS ROUTINE MUST BE PASSED A 32 BIT
 * WORD IN UNPACKED DECIMAL FORM(4 DIGIT
 * DECIMAL NUMBER). THE NUMBER IS PASSED
 * IN A1. THE PACKED DECIMAL EQUIVALENT
 * OF THE NUMBER IS RETURNED IN B REGISTER.
 * WHICH CONSISTS OF AN 8 DIGIT DECIMAL
 * THIS STEP IS OMITTED FOR A 4 DIGIT MC.
 * ZERO MR
 * SET COUNTER TO PERFORM LOOP 4 TIMES

NEXT4:
 LCTR
 3 = LIT: COMP 4 = SAR

PACKTOP:
 A1 L = A1
 A1 R = BBI
 B L = MIRA,INC
 IF NOT COV THEN A1 L = A1: STEP ELSE SKIP * SHIFT NEXT DIGIT
 INTO POS. FOR NEXT PASS THROUGH LOOP
 BRANCH TO TOP OF LOOP
 CHECK TO SET IF AN 8 DIGIT NUMBER
 JUMP TO THE END OF THE ROUTINE
 IF ONLY A 4 DIGIT NUMBER WAS INPUT.
 PREPARE MAR TO READ NEXT 4 DIGITS
 B NOW CONTAINS LOW ORDER 4 DIGITS
 OF AN 8 DIGIT NUMBER.
 WHEN RDC COMPLETE, SET A1 EQUAL TO B
 BRANCH TO THE TOP OF THE LOOP

PACKEND:
 RETURN TO CALLING ROUTINE WITH PACKED
 NUMBER IN B REGISTER

DECOCT:
 * THIS ROUTINE WILL CONVERT DECIMAL
 * NUMBERS INTO THEIR OCTAL EQUIVALENTS.
 * THIS ROUTINE REQUIRES A PACKED DECIMAL
 * NUMBER PASSED VIA THE B REGISTER. THE

```

% OCTAL EQUIVALENT WILL BE RETURNED IN B. DEF2=8E00 D
% PACKED RESULTS ARRIVE IN B REG 0C299000 D
% CLEAR B REGISTER 0C3C0C00 D
% SET COUNTER FOR 7 ITERATIONS. 00301000 D
% 00302000 D
% PLACE DECIMAL NUMBER IN A1 AND CLEAR B. 00303000 D
% PUT HIGH ORDER 4 BITS OF A1 INTO 00304000 D
% LOW ORDER 4 BITS OF A3. 00305000 D
% PREPOSITION NEXT DECIMAL DIGIT IN A1. 00306000 D
% MULT DECIMAL DIGIT BY 8 00307000 D
% MULT DECIMAL DIGIT BY 2, INCREMENT CTR 00308000 D
% EFFECTIVELY MULTI BY A FACTOR OF 16. 00309000 D
% PARTIAL SUM OF CONVERSION 00310000 D
% GET LS DIGIT FROM A1 IF DONE 00311000 D
% GO TO TOP OF LOOP 00312000 D
% ADD LS DIGIT TO B AND RETURN OCTAL 00313000 D
% VALUE IN B REGISTER. 00314000 C
% 00315000 D
% 00316000 D
% 00317000 D
% 00318000 D
% 00319000 D
% CONVERT DECIMAL DATA IN COL 13-20 INTO 00320000 D
% OCTAL AND STORE AT THE ADDRESS IN 00321000 D
% COL 4-8 00322000 D
% RETRIEVE ADDR IN COL 4-8 IN OCTAL 00323000 D
% TRANSFER ADDR TO A3 REG 00324000 D
% LOAD ADDRESS OF COL 13-14 00325000 C
% 00326000 D
% 00327000 C
% 00328000 D
% 00329000 D
% 00330000 D
% SWITCH TEMP ADDRESS STORAGE 00331000 D
% CONVERT DECIMAL TO OCTAL 00332000 D
% MIR CONTAINS DATA IN OCTAL 00333000 D
% SET UP LOGICAL TEST FOR FLANK ADDR 00334000 D
% IF ADDR = 0 ADD DATA IN NEXT ADDR 00335000 D
% PUT MEMORY ADDR IN MAR2 FOR WRITE OP 00336000 D
% WRITE DATA IN MEMORY AND GET NEXT CARD 00337000 D
% 00338000 D
% 00339000 C
% THIS ROUTINE WILL INSERT DATA INTO THE 00340000 D
% ADDRESS CONTAINED IN THE NEXTINSTR 00341000 D
% REG. THE DATA TO BE WRITTEN IS IN MIR. 00342000 D
% PUT ADDR OF NEXTINSTR INTO MAR2, A2 00343000 C
% 00344000 D
% 00345000 D
% PLACE CONTENTS OF NEXTINSTR 00346000 D
% PLACE DATA AT THAT ADDRESS(MAR2) 00347000 D
% CREATE NEXT ADDR FOR NEXTINSTR 00348000 D
% WRITE NEW ADDR IN NEXTINSTR 00349000 D
% REG. AND GET THE NEXT CARD 00350000 D
% 00351000 D
% 00352000 D
% THIS ROUTINE WILL EXAMINE COL. 2 FOR 00353000 D
% THE GENERAL REGISTER STACK NO. AND 00354000 D
% COL. 7-8 FOR THE REGISTER NO. THE 00355000 D
% CONTENTS OF COL. 13-20(ONLY 16-20 USED) 00356000 D
% WILL THEN BE CONVERTED TO OCTAL AND 00357000 D

```

```

B = A1
0 = B
C = MIR, LCTR
6 = LIT

```

```

TOPDEC: A1 R = A3
COMP 4 = SAR
A1 L = A1
A3 + B L = A3, RAD
COMP 3 = SAR
B L = B, INC
COMP 1 = SAR
A3 + B = B
IF COV THEN A1 R = A3, MPCR
TOPDEC - 1 = MPCR
29 = SAR
A3 + B = B

```

JUMP

DATA:

```

GETADDR - 1 = CPCR
B = A3
LIT = MAR2
CARD13X16 = LIT
INPUT - 1 = CPCR
B = A1
PACKED - 1 = CPCR
A3 = A2
DECOCT - 1 = CPCR
B = MIR
A2 EOL 0
IF TRUE THEN STEP ELSE SKIP
MIRLINE - 1 = MPCR
A2 = MAR2
OUT - 1 = MPCR

```

INLINE:

```

LIT = MAR2, A2
NEXTINSTR = LIT
INPUT - 1 = CPCR
R = MAR2
OUTPUT1 - 1 = CPCR
R + 1 = MIR
A2 = MAR2
OUT - 1 = MPCR

```

SETINDEXREG:

```

0098 4809 0C40 4C30 00FC
0099 4809 00C0 0B30 00FC
009A 4809 00C3 0031 00F0
009B 0060 00C3 0030 00E0

```

```

009C 4809 A000 9030 00F0
009D 8000 00C0 0030 00C0
009E 4809 A0C1 4C30 00F0
009F 4809 EC41 1830 00F0
00A0 90CC 00C0 0030 0030
00A1 4809 CC41 0B30 00F0
00A2 3000 00C0 0030 0030
00A3 4809 EC40 0P30 00FC
00A4 5C19 A000 9030 00F0
00A5 978C 00C0 0030 0040
00A6 9000 00C0 0030 0030
00A7 4809 EC40 0B30 00F0
00A8 4820 00C0 0030 00F0

```

```

00A9 0510 00C0 0030 0060
00AA 4809 0C40 1030 00F0
00AB 4809 2CC0 00C0 00F0
00AC 0700 00C0 0030 00E0
00AD 0460 00C0 0030 0060
00AE 4809 0C40 4C30 00F0
00AF 0870 00C0 0030 0060
00B0 4809 E0C0 2030 00FC
00B1 0700 00C0 0030 0060
00B2 4809 0C40 0030 00F0
00B3 4809 C012 0030 00F0
00B4 5000 00C0 0030 00F0
00B5 0100 00C0 0030 0040
00B6 4809 C0C0 00C0 00F0
00B7 05EC 00C0 0030 0040

```

```

00B8 4809 2000 201C 00F0
00B9 0230 00C0 0030 00E0
00BA 0460 00C0 0030 0060
00BB 4809 0C40 00C0 00F0
00BC 0810 00C0 0030 0060
00BD 4809 0C45 0030 00F0
00BE 4809 C0C0 00C0 00F0
00BF 05E0 00C0 0030 0040

```

00C0	048C	0003	0000	0060	INPUT - 1 = CPCR	% STORED IN THE DESIRED GENERAL REGISTER	00350000	C
00C1	4809	0C41	0830	00F0	PL = B	% REREAD COL. 1 - 4	00359000	D
00C2	0000	0070	0030	0030	COMP B = SAR	% ISOLATE COLUMN 2	00360000	D
00C3	4809	0C40	0830	00F0	B R = B * A1		00361000	D
00C4	4809	ADDE	0F00	00F0	AL - 1 = B		00362000	D
00C5	4809	0C41	0830	00F0	PL = B	% B IS NOW OGEN REG. NO. 1) OR 1(NO. 2)	00363000	D
00C6	8000	0000	0030	0030	COMP 4 = SAR	% ADDRESS OF GENERAL REGISTER STACK	00364000	D
00C7	4809	0C41	0830	00F0	B L = B * A1 * MAR	% MULTIPLY BY 16	00365000	D
00C8	0000	0000	0030	0030	COMP B = SAR	% STORE BASE ADDR OF GEN REG STACK	00366000	D
00C9	4809	2003	0C10	00F0	LIT = MAR2	% SHIFT TO PROPER POS. FOR BR1	00367000	D
00CA	0780	0003	0030	0060	CARD5X8 = LIT	% LOAD ADDR OF CARD COL 5-f	00368000	C
00CB	048C	0003	0030	0060	INPUT - 1 = CPCR	% READ CARD COL. 5-8	00369000	D
00CC	4809	0C41	0830	00F0	B L = B	% ISOLATE CARD COL 7-8	00370000	D
00CD	0000	0000	0030	0030	COMP 16 = SAR		00371000	D
00CE	4809	0C40	0830	00F0	P R = A1	% A1 CONTAINS COL 7-8 (GEN REG NO.)	00372000	C
00CF	088C	0003	0030	0060	PACKED = CPCR	% JUMP TO 2ND LINE IN ROUTINE (DIGIT NO)	00373000	D
00D0	0970	0000	0030	0060	DECOCT - 1 = CPCR	% B HAS OCTAL VALUE OF GEN REG NUMBER	00374000	D
00D1	4809	0000	0030	00F0	ASR	% SET PARI AS MOST RECENTLY REFERENCED	00375000	D
00D2	4809	0F40	0030	00F0	B MAR R = A1	% MOVE BASIC ADDR TO A1 FROM BR1	00376000	D
00D3	0000	0000	0030	0010	B = SAR	% SHIFT BMAR TO ISOLATE BR1	00377000	D
00D4	4809	AC41	0C30	00F0	AL * B L = BR1	% CREATE GEN REG ADDR (EASE + OFFSET)	00378000	D
00D5	3700	0000	0030	0080	COMP B = SARI CARD01316 = LIT * SHIFT FOR BR1	% READ IN DATA	00379000	D
00D6	4809	2003	0010	00F0	LIT = MAR2	% SET MARI AS MOST RECENTLY REFERENCED	00380000	D
00D7	048C	0003	0030	0060	INPUT - 1 = CPCR	% LOAD GEN REG ADDR INTO MAR2	00381000	D
00D8	0510	0003	0030	0060	GETADDR - 1 = CPCR	% SHIFT TO ISOLATE BR1	00382000	D
00D9	4809	0000	0030	00F0	ASR	% P HAS OCTAL VALUE OF DATA	00383000	D
00DA	4809	0F40	0010	00F0	B MAR R = MAR2	% WRITE DATA FROM COL. 13-20 INTO	00384000	D
00DB	0000	0000	0030	0010	B = SAR	% SPECIFIED GENERAL REGISTER	00385000	D
00DC	4809	0C40	0030	00F0	OUT - 1 = MPCR		00386000	D
00DD	058C	0000	0030	0040			00387000	D
00DE	4809	0000	0030	00F0			00388000	D
00DF	4809	0C41	0C70	00F0			00389000	D
00E0	0000	0000	0070	0030			00390000	D
00E1	4809	A003	0030	00F0			00391000	D
00E2	0000	0000	0030	0030			00392000	D
00E3	4809	2003	0010	00F0			00393000	D
00E4	0200	0000	0030	00E0			00394000	D
00E5	0460	0000	0030	0060			00395000	D
00E6	4809	A152	0C30	00F0			00396000	D
00E7	0290	0000	0030	00E0			00397000	D
00E8	5419	A152	0030	00F0			00398000	D
00E9	01E0	0000	0000	0040			00399000	D
00EA	0360	0000	0030	00E0			00400000	D
00EB	6019	0000	0030	00F0			00401000	D
00EC	01FC	0000	0000	0040			00402000	D
00ED	0280	0000	0030	0040			00403000	D
00EE	4809	0001	4030	00F0			00404000	D
00EF	8000	0000	0030	0010			00405000	D
00F0	4809	AC5C	0030	00F0			00406000	D
00F1	0810	0003	0030	0060			00407000	D

INPUT - 1 = CPCR	% SET UP BREAKPOINT REGISTER AND SET
PL = B	% STATUS BITS
COMP B = SAR	% FILL 9 WITH CARD COL 1-4 (FROM SM1)
B R = B * A1	% ISOLATE THE RAN,B CHARACTER
AL - 1 = B	% ISOLATE COLUMN 2
PL = B	% WRITE PSW INTO B
COMP 4 = SAR	% INPUT FROM MEMORY
B L = B * A1 * MAR	% CHECK FOR CHARACTER 'R'
COMP B = SAR	% JUMP TO BREAKPOINT READ SUBFUNCTION
LIT = MAR2	% CHECK FOR 'M' CHARACTER
CARD5X8 = LIT	% JUMP TO BREAKPOINT WRITE SUBFUNCTION
INPUT - 1 = CPCR	% DEFAULTS TO BREAKPOINT BOTH (R,M)
B L = B	%
COMP 16 = SAR	% THIS ROUTINE SETS UP THE BREAKPOINT
P R = A1	% REGISTER AND SETS THE READ STATUS BITS
PACKED = CPCR	%
DECOCT - 1 = CPCR	% SET BIT # 20 OF PSW REG
ASR	% WRITE PSW INTO MEMORY
B MAR R = A1	%
B = SAR	%
AL * B L = BR1	%
COMP B = SARI CARD01316 = LIT * SHIFT FOR BR1	%
LIT = MAR2	%
INPUT - 1 = CPCR	%
GETADDR - 1 = CPCR	%
ASR	%
B MAR R = MAR2	%
B = SAR	%
B = MIR	%
OUT - 1 = MPCR	%

BREAKPOINT:	BEX	4809	0000	0C30	00F0
	B L = A1	4809	0C41	4C70	00F0
	COMP B = SAR	0000	0000	0070	0030
	AL R = A1	4809	A003	0030	00F0
	24 = SAR	0000	0000	0030	0030
	LIT = MAR2	4809	2003	0010	00F0
	PSW = LIT	0200	0000	0030	00E0
	INPUT - 1 = CPCR	0460	0000	0030	0060
	AL EOL LIT	4809	A152	0C30	00F0
	41 = LIT	0290	0000	0030	00E0
	IF FALSE THEN A1 EOL LIT SKIP	5419	A152	0030	00F0
	RRREAD - 1 = MPCR	01E0	0000	0000	0040
	54 = LIT	0360	0000	0030	00E0
	IF FALSE THEN SKIP	6019	0000	0030	00F0
	RRWRITE - 1 = MPCR	01FC	0000	0000	0040
	BRABOTH - 1 = MPCR	0280	0000	0030	0040

RRREAD:	1 L = A1	4809	0001	4030	00F0
	COMP 20 = SAR	8000	0000	0030	0010
	AL OR B = MIR	4809	AC5C	0030	00F0
	OUTPUT - 1 = CPCR	0810	0003	0030	0060

```

00F2 0210 0003 0030 0040
WRITEBRKPT - 1 = MPCR * JUMP TO WRITE BREAKPOINT REGISTER
*
BRKWRITE:
1 L = A1
COMP 21 = SAR
A1 OR B = MIR
OUTPUT1 - 1 = CPCR
WRITEBRKPT - 1 = MPCR
*
BRKBOOTH:
LIT L = A1
COMP 16 = SAR, 48 = LIT * SET UP A1 WITH MASK BIT POS. 21/20
P OR A1 = MIR * PUT BREAKPOINT CODE INTO SR1 BIT POS
* 21 AND 20
OUTPUT1 - 1 = CPCR * WRITE PSM INTO MEMORY
*
WRITEBRKPT:
LIT = MAR2
CARDIX4 = LIT
INPUT - 1 = CPCR
GETADDR - 1 = CPCR
LIT = MAR2
BKPT = LIT
B L = B11
COMP 8 = SAR
OUTPUT1 - 1 = CPCR
NEWCARD - 1 = MPCR
*
DOUBLEWORD:
A3 R = B
16 = SAR, CARDIX16 = LIT
LIT = MAR2
GETADDR = CPCR
R = A2
LOADINSTR - 1 = CPCR
NEWCARD - 1 = MPCR
*
INSTRUCTION:
LIT = MAR2
CARDIX8 = LIT, 21 = SAR
INPUT - 1 = CPCR
R = A2
B L = A3
COMP 13 = SAR
A3 R = A3
29 = SAR

```

```

00418000 C
00419000 C
00420000 D
00421000 D
00422000 D
00423000 D
00424000 D
00425000 C
00426000 C
00427000 D
00428000 D
00429000 D
00430000 D
00431000 C
00432000 D
00433000 D
00434000 D
00435000 D
00436000 D
00437000 D
00438000 D
00439000 D
00440000 F
00441000 D
00442000 D
00443000 D
00444000 D
00445000 D
00446000 D
00447000 D
00448000 D
00449000 D
00450000 D
00451000 D
00452000 D
00453000 D
00454000 D
00455000 D
00456000 D
00457000 D
00458000 D
00459000 D
00460000 D
00461000 D
00462000 D
00463000 D
00464000 C
00465000 C
00466000 D
00467000 C
00468000 D
00469000 D
00470000 D
00471000 D
00472000 D
00473000 D
00474000 D
00475000 D
00476000 D
00477000 D

```

```

0116 4809 C000 C03C 00F0
0117 4809 E641 009C 00F0
0118 A000 0000 C030 0030
0119 4809 0C41 1070 40F0
011A 27CC C000 0C00 C080
011B 4809 E900 9070 00F0
011C 4809 E640 2030 00F0
011D 4809 2003 001C 00F0
011E 0460 0C00 009C 0060
011F 4809 2C56 4030 C0F0
0120 0EFC 0000 0000 00E0
0121 03AC A152 0C7C 00FC
0122 03AC 0000 0070 C0E0
0123 500B 0000 0000 C0F0
0124 024C 0000 0030 0040

0125 4809 0C41 0B3C C0F0
0126 1000 0000 0030 0020
0127 4809 0C40 C03C C0F0
0128 5000 0000 C070 0030
0129 4809 0C40 8B30 C0F0
012A B07C 0000 0000 C0A0
012B 4809 2C56 0B30 00F0
012C 4809 AC40 0C80 C0F0
012D 4809 C9C1 2030 00F0
012E 970C 0C00 0000 00B0
012F 4809 C641 2030 00F0
0130 4809 2003 001C 00F0
0131 0460 0000 0030 C060
0132 4809 C941 4B30 C0F0
0133 100C 0C00 003C C030
0134 4809 A0C0 C03C 00F0
0135 90C0 0000 0030 C030
0136 4809 0C41 1B30 C0F0
0137 2000 0000 003C 0030
0138 4809 0C40 8B30 00F0
0139 900C 0000 0C30 0030
013A 4809 AC40 0C3C 00F0
013B 4809 C040 2030 00F0
013C 0250 0000 0000 0060
013D 4809 E001 1030 00F0
013E 900C 0000 0C3C 0030
013F 4809 E000 C030 C0F0
0140 03AC 0000 0030 C080
0141 4809 A152 0C7C 00FC
0142 560P 0000 0C00 00F0
0143 106C C000 C03C 0090
0144 060C 0000 C03C 0040

0145 4809 0640 4C3C C0F0
0146 4809 20C0 001C 00F0
0147 0230 0000 C03C 00E0
0148 4809 0000 C071 00F0

A2 = AMPCR
A3 + AMPCR L = AMPCR
COMP 2 = SAR
B L = A3, CSAR
COMP 30 = SAR, CARD9X12 = LIT
A3 R = A3
A3 + AMPCR = A2
LIT = MAR2
INPUT - 1 = CPOR
B AND LIT = A1
255 = LIT
A1 EOL LIT
59 = LIT
IF FALSE THEN STEP ELSE SKIP
RTYPE1 - 1 = NPCR
B L = B
COMP 15 = SAR
B R = A1
28 = SAR
P R = B
23 = SAR, 7 = LIT
P AND LIT = B
A1 + B = AMPCR
A2 L = A2
COMP 4 = SAR, CARD13X16 = LIT
A2 + AMPCR L = A2
LIT = MAR2
INPUT - 1 = CPOR
P L = A1, B
COMP 7 = SAR
A1 R = A1
28 = SAR
B L = A3, B
COMP 6 = SAR
B R = B
29 = SAR
A1 + B = B
A2 + B = A2
LOADINSTR - 1 = CPOR
A3 L = A3
COMP 3 = SAR
A3 R = A1
24 = SAR, 58 = LIT
A1 EOL LIT
IF TRUE THEN STEP ELSE SKIP
DOUBLEWORD - 1 = MPCR
NEWCARD - 1 = MPCR

% SET UP A Y-SELECT
% PACK OP CODE IN SIX BITS
% IN A2 AND SHIFT 2 BITS FOR NEXT FIELD
% ISOLATE FUNCTION BITS
% PACK FUNCTION BITS (0-3) INTO A2
% READ IN NEXT 4 COL. (9-12)
% ISOLATE COL. 12 TO CHECK FOR COMMA
% CODE FOR COMMA
% TRANSFER TO RITYPE1 INSTRUCTION
% CARD HAS COL. 10-11 AS "A" FIELD
% COL. 13-14 AS "M" FIELD
% ISOLATE CC 10,11
% ISOLATE 1 BIT OF CC 10 + 3 BITS
% ISOLATE CC 11 (3BITS) INTO B
% INSERT "A" FIELD INTO AMPCR
% ISOLATE BIT WHICH IS COL 13 DIGIT(1,0)
% FILL A1 WITH LIT-0-0-0 (L5R)
% PUT COL14 IN LSB OF A3,B
% PUT COL14 IN LSB OF B
% COMBINE COL. 13 AND 14
% FINISH BUILDING 15 BIT INSTR
% LOAD INSTRUCTION(A3 UNCHANGED)
% A3 CONTAINS COLS. 15-16 IN UPPER HALF
% SET UP COL. 15 IN LSB OF A1
% CHECK FOR COMMA(,)
% SKIP
% COLS. 16-2- OF CARD CONTAIN DECIMAL
% Y1 FIELD
% GET NEW CARD
%
% THIS ROUTINE WILL LOAD AN INSTRUCTION
% WHICH IS CONTAINED IN A2
% INTO THE NEXT APPROPRIATE S-MEMORY WORD(00533C00)
% A1 IS A TEMP RETURN ADDRESS REG
% READ NEXT LOAD ADDRESS FROM AXIMPSTR
% SAVE NEXTINSTR IN CTR (COMPLETED)

```

```

0149 0460 0000 0000 0060
014A 4809 0C43 001C 00FC
014B 4809 0C45 00FC 00FC
014C 4809 0000 0090 00FC
014D 0810 00C3 0000 0060
014E 4809 00C3 001C 00FC
014F 3000 0000 0090 0030
0150 4809 0C40 0090 00FC
0151 0810 00C0 0020 0060
0152 4809 00C0 0040 00FC
0153 4809 0000 0030 00FC
0154 4820 0000 0090 00FC

0155 4809 2000 001C 00FC
0156 3220 0000 0000 00E0
0157 4809 0C40 0030 00FC
0158 03FC 00C0 0090 00AC
0159 4809 2055 2030 00FC
015A 1000 0000 0030 0000
015B 4809 0002 0030 00FC
015C 5C19 18C1 0000 00FC
015D 4809 0000 4030 00FC
015E 0460 00C0 0000 0060
015F 4809 0C5C 0080 00FC
0160 0810 00C0 0030 0060
0161 3260 0000 0030 0060
0162 0600 0000 0070 0040

0163 0510 0000 0070 0060
0164 4809 0C40 0000 00FC
0165 4809 20C3 001C 00FC
0166 0230 00C0 0000 00E0
0167 0460 00C0 0090 0060
0168 4809 0C40 0090 00FC
0169 05E0 00C0 0000 0040

016A 4809 0C40 9000 00FC
016B 0070 00C0 0030 00A0
016C 4809 0157 1000 00FC
016D 3000 00C0 0030 0030
016E 4809 0C40 0000 00FC
016F 0000 00C0 0000 001C
0170 4809 0155 0090 00FC
0171 4809 0650 1070 00FC
0172 3000 00C0 0030 0030
0173 4809 2055 0030 00FC

INPUT - 1 = CPCR
B = MAR2
B + 1 = B
A2 = MIR
OUTPUT1 - 1 = CPCR
NOT CTR R = MAR2
24 = SAR
R = MIR
OUTPUT1 - 1 = CPCR
A1 = AMPCR
STEP
JUMP

MACHSTAT:
LIT = MAR2, BEX
STATUS2 = LIT
B R = B
16 = SARJ 63 = LIT
LIT AND B = A2
1 = SAR
A2 COL 1
IF TRUE THEN B10C C =
0 = A1
INPUT - 1 = CPCR
A1 OR B = MIR
OUTPUT1 - 1 = CPCR
DUMPRG - 1 = CPCR
NEWCARD - 1 = MPCR

RESERVE SPACE:
GETADDR - 1 = CPCR
C = A1
LIT = MAR2
NEXTINSTR = LIT
INPUT - 1 = CPCR
A1 + B = MIR
OUT - 1 = MPCR

RITYPE1:
B R = A3
16 = SARJ 7 = LIT
A3 AND LIT L = A3
COMP 3 = SAR
B R = A1
B = SAR
A1 AND LIT = AMPCR
A3 OR AMPCR L = A3
COMP 3 = SAR
LIT AND B = B

00536000 0
00539000 0
00540000 0
00541000 0
00542000 0
00543000 0
00544000 0
00545000 0
00546000 0
00547000 0
00548000 0
00549000 0
00550000 0
00551000 0
00552000 0
00553000 0
00554000 0
00555000 0
00556000 0
00557000 0
00558000 0
00559000 0
00560000 0
00561000 0
00562000 0
00563000 0
00564000 0
00565000 0
00566000 0
00567000 0
00568000 0
00569000 0
00570000 0
00571000 0
00572000 0
00573000 0
00574000 0
00575000 0
00576000 0
00577000 0
00578000 0
00579000 0
00580000 0
00581000 0
00582000 0
00583000 0
00584000 0
00585000 0
00586000 0
00587000 0
00588000 0
00589000 0
00590000 0
00591000 0
00592000 0
00593000 0
00594000 0
00595000 0
00596000 0
00597000 0

% PLACE LOAD ADDRESS INTO MAR2
% INCREMENT LOAD ADDRESS
% TRANSFER INSTRUCTION WORD IN A2 TO MIR
% AND WRITE INTO S-MEMORY
% WRITE LOAD ADDRESS
% INTO NEXTINSTR
% MEMORY WRITE
% REINSTALL RETURN ADDRESS
% REQUIRED BEFORE JUMP
% THIS ROUTINE WILL DISPLAY
% THE AN/UYK-20 REG CONTENTS,
% IF M1 CONTROL CARD IS USED, THE
% OUTPUT WILL BE DISPLAYED ON THE CRT.
% THE SWI CONTAINS CC COL. 1-4.
% LOAD ADDR OF SR02 INTO MAR2
% CC COL. 2 INTO LS BYTE OF 0
% MASK OFF COL. 2
% CHECK FOR M1
% A1J SKIP % SET BIT 30 OF SR02 FOR CRT
% READ IN CONTENTS OF SR02 INTO B
% SET APPROPRIATE SR02 BITS
% WRITE NEW SR02
% DISPLAY REG CONTENTS
% FETCH NEXT CARD
% THIS ROUTINE WILL RESERVE A DECIMAL
% NUMBER OF MEMORY CELLS AS INDICATED BY
% COL. 4-8.
% GET NUMBER OF CELLS AND CONVERT TO OCT. CC576000 0
% A1 CONTAINS NUMBER OF CELLS BEING SAVED 00577000 0
% READ PRESENT NEXTINSTR REG CONTENTS
% NEXT INSTRUCTION ADDR TO MIR
% WRITE OUT A NEW NEXT INST LOCATION
% INTO THE NEXTINSTR REG
% THIS ROUTINE PACKS THE "*" FIELD INTO
% A2 (0 FIELD IN CARD COL. 10-12)
% COL 10 TO LS 3 BITS OF A2
% ISOLATE COL 10 + 3 BITS INTO LSB OF A3
% COL 11 TO LSB OF A1
% ISOLATE COL 11 INTO AMPCR
% A3 = COLS. 10,11, + 3 BLANKS
% ISOLATE COL. 12

```

```

0174 4809 EC5C 880C 00F0
0175 4809 C0E1 2C00 00F0
0176 0000 00C3 0030 0030
0177 4809 C840 20D0 00F0
0178 144C 08C9 0030 C0C8
0179 05EC 08C0 0C00 C040

017A 4809 20C3 001C 00F0
017B A20C 0000 0000 00A0
017C 046C 0000 0000 0060
017D 4809 C041 8E30 40F0
017E 4809 2C53 8800 C0FC
017F 0010 0000 0000 C0E0
0180 4809 C043 0090 C0F0
0181 05EC 0003 0C30 0040

2809 0003 0000 0000 00F0
3809 0000 0000 0000 00F0
0510 C0C0 0070 C060
4809 20C3 001C 00F0
0230 0000 0030 00E0
649E 0050 0070 C0F0
0460 0000 0030 0060
0809 C043 4C30 C0F0
0700 0000 0030 00E0
046C 0000 0030 0060
0030 0000 0030 00E0
4812 C0C3 0071 00F0
4809 20C3 001C 00F0
0700 0000 0030 00E0
046C 0000 0030 0060
0030 0000 0030 00E0
8812 C0C3 0071 00F0
4809 20C3 001C 00F0
68C9 C0C3 0030 00E0
0210 0000 0030 00E0
2FC9 2C40 0090 C0F0
8029 00C3 0C30 C0F0
4809 0F45 1C30 C0F0
8809 AC03 C030 00E0
0810 0000 C030 00E0
4809 ACC3 4C30 00F0
28C8 00C3 0000 00F0
027F 0000 0000 0040
4809 E003 001C 00F0
4809 E159 0070 00F0
0800 00C3 0030 00E0
700B 0C00 0000 00FF

```

```

A3 OR B = B
A2 L = A2
COMP B = SAR
A2 + B = A2
LOADINSTR - 1 = CPCR
OUT - 1 = MPCR

LIT = MAR2
PSW = LIT; 22 = SAR
INPUT - 1 = CPCR
B C = B; CSAR
LIT OR B C = B
1 = LIT
B = MIR
OUT - 1 = MPCR

```

SETPAGING:

CHARSTRING:

```

00598C00 D
00599C00 C
00600C00 D
00601C00 D
00602C00 D
00603C00 C
00604C00 D
00605C00 D
00606C00 D
00607C00 D
00608C00 D
00609C00 C
00610C00 C
00611C00 D
00612C00 D
00613C00 D
00614C00 D
00615C00 D
00616C00 D
00617C00 D
00618C00 D
00619C00 D
00620C00 D
00621C00 D
00622C00 D
00623C00 D
00624C00 D
00625C00 D
00626C00 D
00627C00 D
00628C00 D
00629C00 D
00630C00 D
00631C00 D
00632C00 D
00633C00 C
00634C00 D
00635C00 D
00636C00 D
00637C00 D
00638C00 D
00639C00 D
00640C00 D
00641C00 D
00642C00 D
00643C00 C
00644C00 D
00645C00 D
00646C00 D
00647C00 D
00648C00 D
00649C00 D
00650C00 D
00651C00 D
00652C00 D
00653C00 D
00654C00 D
00655C00 D
00656C00 D
00657C00 D

```

```

% B = CC00/CO+COL. 10,11,12
% PREPARE A2 FOR ADDITION CF B
% PACK REMAINING BITS INTO A2
% INSTRUCTION WORD RITYPE 1 COMPLETED
%
% THIS ROUTINE WILL SET THE PAGING BIT
% (BIT POS. 22) OF THE PSW
%
% READ IN CONTENTS OF PSW
% MOVE PAGING BIT TO LS BIT
% PAGING BIT SET(PAGING SELECTED)
%
% CONTENTS OF PSW INTO MIR
%
% THIS ROUTINE WILL READ THE CHARACTER
% STRING STARTING IN COL. 9 UNTIL FINDING
% A QUOTE (*). THE STRING WILL THEN BE
% STORED AT THE ADDRESS IN COL. 4-8. IF
% COL. 4-8 IS BLANK, THE STORAGE ADDRESS
% WILL DEFAULT TO THE ADDRESS IN NXTINSTR
% CLEAR CONDITION BITS
%
% GET ADDRESS IN COL. 4-8
% MAR2 CONTAINS ADDR OF NEXT INSTRUCTION
%
% CHECK FOR BLANK ADDRESS FIELD
% STEP ELSE SKIP
% READ CONTENTS OF NXTINSTP
% A1 CONTAINS ADDR TO BE WRITTEN INTO
% SET UP READ ADDR OF COL. 9-12 IN MAR2
%
% READ A 4 CHARACTER BLOCK
%
% SET UP COUNTER FOR 4 ITERATIONS
% SHIFT 1 CHARACTER INTO B TO BE ANALYZED
%
% EXTRACT RIGHTMOST CHARACTER
% SET UP 6 BIT MASK
%
% TEST FOR * (CF)
% IF A (*) IS IN THE STRING SET LCI
% ADD VALUE TO (*) SO THAT SPACE APPEARS
% B*MIR; SET LCI
% CHECK IF LOOP DONE 4 TIMES
% SET UP NEXT READ ADDRESS
% MAR2 NOW HAS WRITE ADDRESS
% WRITE 4 CHAR BLOCK TO MEMORY
% INCREMENT WRITE ADDRESS
% CHECK IF (*) WAS FOUND
%
% A3 AND MAR2 HAVE READ ADDRESS
% CHECK IF YOU ARE AT THE END OF THE CAR

```

```

01A4 1800 0000 0000 0040
01A5 3000 0000 0000 0000
01A6 0600 0000 0000 0040
01A7 4809 0000 0000 0000
01A8 4809 2000 0000 0000
01A9 0230 0000 0000 0000
01AA 0500 0000 0000 0040

MORCHAR - 1 = MPCR
ENDCHARSTR: IF NOT LC2 THEN STEP ELSE SKIP
NEWCARD - 1 = MPCR
AI = MIR
LIT = MAR2
NEXTINSTR = LIT
OUT - 1 = MPCR

SWITCHES:
THIS ROUTINE WILL EMULATE THE PHYSICAL
SETTING OF THE UYK-20 PROGRAM STOP
SWITCHES 1 AND 2. MAR2 CONTAINS ADDR
ADDRESS OF COL 1-4. COL 2 WILL CONTAIN 0670000
A 1 (INDICATES SMDI ON) OR A 2 (INDICATES
SWP? IS ON). BITS 30 AND 29 OF THE
PSW WILL BE SET TO A "1" TO INDICATE
SWITCH 1 AND SWITCH 2 RESPECTIVELY.
REREAD COL. 1-4 INTO B
COL. 2 INTO LS BYTE OF A1
MASK OUT LS BYTE OF A1
MAR2 CONTAINS ADDR OF PSW
READ INTO B THE CONTENTS OF THE PSW
CHECK IF SWP1 SET
SET COL 30
SET COL 29 (DEFAULTS TO SWP2 BEING SET)
SET BIT 29
RESTORE P
SET BIT 30
RESTORE P VALUE IN MIR
15 COL. 2 A 11
AIF SKIP
PRINTER MASK
SWP2 INTO B
SET MSB OF SR # 2

INPUT - 1 = CPCR
B R = A1
16 = SARI 63 = LIT
A1 AND LIT = A1
LIT = MAR2
PSW = LIT
INPUT - 1 = CPCR
A1 EOL LIT
1 = LIT
IF TRUE THEN STEP ELSE SKIP
SETCOL30 - 1 = MPCR
B C = B, CSAR
29 = SARI 1 = LIT
LIT OR B = B
R C = B, MIR
OUT - 1 = MPCR
SETCOL30: B C = P, CSAR
30 = SARI 1 = LIT
LIT OR B = B
B C = MIR
OUT - 1 = MPCR

LIT = MAR2, BEX
STATUS2 = LIT
B R = B
16 = SARI 63 = LIT
LIT AND B = A2
1 = SAR
A2 EOL 1
IF TRUE THEN B101 C = AIF SKIP
B100 = A1
INPUT - 1 = CPCR
A1 OR B = MIR
OUT - 1 = MPCR

***** AN/UYK-20 EMULATOR *****
***** UTILITY ROUTINES *****
*****

01AB 0460 0000 0000 0060
01AC 4809 0C40 0000 0000
01AD 0300 0000 0000 0000
01AE 4809 A155 0000 0000
01AF 4809 2000 0000 0000
01B0 0200 0000 0000 0000
01B1 0460 0000 0000 0000
01B2 4809 A152 0000 0000
01B3 0010 0000 0000 0000
01B4 6808 0000 0000 0000
01B5 0280 0000 0000 0000
01B6 4809 0C41 0000 0000
01B7 3010 0000 0000 0000
01B8 4809 2050 0000 0000
01B9 4809 0C41 0000 0000
01BA 0500 0000 0000 0000
01BB 4809 0C41 0000 0000
01BC 4010 0000 0000 0000
01BD 4809 2050 0000 0000
01BE 4809 0C41 0000 0000
01BF 0500 0000 0000 0000

01C0 4809 2000 0000 0000
01C1 0220 0000 0000 0000
01C2 4809 0C40 0000 0000
01C3 0300 0000 0000 0000
01C4 4809 2050 0000 0000
01C5 1000 0000 0000 0000
01C6 4809 0C02 0000 0000
01C7 0C19 1801 0000 0000
01C8 4809 1800 0000 0000
01C9 0460 0000 0000 0000
01CA 4809 AC50 0000 0000
01CB 0500 0000 0000 0000

CC650000 D
06659000 D
06660000 D
06661000 D
06662000 D
06663000 D
06664000 D
06665000 D
06666000 D
06667000 C
06668000 D
06669000 D
06670000 D
06671000 D
06672000 D
06673000 D
06674000 D
06675000 D
06676000 D
06677000 D
06678000 D
06679000 D
06680000 D
06681000 D
06682000 D
06683000 D
06684000 D
06685000 D
06686000 D
06687000 D
06688000 D
06689000 D
06690000 D
06691000 D
06692000 D
06693000 D
06694000 D
06695000 D
06696000 D
06697000 D
06698000 D
06699000 D
06700000 C
06701000 C
06702000 D
06703000 D
06704000 D
06705000 D
06706000 C
06707000 D
06708000 D
06709000 D
06710000 D
06711000 D
06712000 D
06713000 D
06714000 D
06715000 D
06716000 D
06717000 D

```

```

01CC 3809 0000 0030 00F0
01CD 4809 0000 8800 00F0
01CE 50FC 00C0 0070 0080
01CF 4809 2C56 0070 00FC
01D0 4809 0156 2000 00F0
01D1 4809 0C52 0030 00F0
01D2 5A99 00C0 0030 00F0
01D3 482D 00C0 0070 00F0

01D4 4809 A0P1 2070 00F0
01D5 0000 00C0 0070 0020
01D6 4809 00C0 A070 00F0
01D7 4809 00C0 A030 00F0
01D8 4809 0019 0070 00F0
01D9 74CB A0C0 4070 00F0
01DA 0290 0000 0030 0040
01DB 4809 A0C0 C030 00F0
01DC 0000 0000 0070 0020
01DD 4809 A0C1 4000 00F0
01DE 4809 00C1 0030 00F0
01DF A0C0 00C0 0070 0020
01E0 4809 AC5C 4030 00F0
01E1 02AC 00C0 0030 0040

01E2 4809 0C40 0070 00F0
01E3 5A59 0000 0070 00F0
01E4 3809 00C0 0030 00FC
01E5 4809 0C40 8030 00F0
01E6 1000 00C0 0030 0000
01E7 482D 00C0 0070 00F0

01E8 4809 A0P1 0070 00FC
01E9 8000 00C0 0070 0030
01EA 4809 A0C0 4000 40F0
01EB 4809 A0C1 0070 00F0
01EC 482D 00C0 0070 00F0

01ED 4809 A0C1 0030 00F0
01EE 4809 A0C1 0030 00F0
01EF 482D 00C0 0070 00F0

01F0 4809 A0C1 0030 00F0

```

AEQM:

```

% THIS ROUTINE TESTS IF THE 'A1' FIELD
% EQUALS THE 'K1' FIELD. IF EQUAL LC2 SETC077F000 D
% A2 = RHJ B = RA RETURNED
00718C00 C
00719000 D
00721C00 D
00722C00 C
00723C00 D
00724C00 D
00725C00 C
00726C00 D
00727C00 D
00728C00 D
00729C00 C
00730C00 D
00731C00 D
00732C00 D
00733C00 D
00734C00 D
00735C00 D
00736C00 D
00737C00 D
00738C00 L
00739C00 D
00740C00 D
00741C00 D
00742C00 D
00743C00 D
00744C00 D
00745C00 D
00746C00 D
00747C00 D
00748C00 C
00749C00 D
00750C00 D
00751C00 D
00752C00 D
00753C00 D
00754C00 L
00755C00 D
00756C00 D
00757C00 D
00758C00 D
00759C00 D
00760C00 D
00761C00 D
00762C00 D
00763C00 D
00764C00 D
00765C00 D
00766C00 D
00767C00 D
00768C00 D
00769C00 D
00770C00 D
00771C00 C
00772C00 D
00773C00 D
00774C00 D
00775C00 C
00776C00 D
00777C00 D

```

```

% THIS ROUTINE WILL INCREMENT THE PAR
% TEST FOR WRAPAROUND AND CALL OP CODE
% PAR ISOLATED IN LHM OF A2
% INCREMENT THE COPY OF THE PAR
% CHECK FOR WRAPAROUND
% IF FALSE THEN A1 + 1 = A1 ELSE SKIP % INCREMENT PAR BY 1
% CALL OP CODE FOR NEXT INSTRUCTION
% CLEAR OLD PAR
00731C00 D
00732C00 D
00733C00 D
00734C00 D
00735C00 D
00736C00 D
00737C00 D
00738C00 L
00739C00 D
00740C00 D
00741C00 D
00742C00 D
00743C00 D
00744C00 D
00745C00 D
00746C00 D
00747C00 D
00748C00 C
00749C00 D
00750C00 D
00751C00 D
00752C00 D
00753C00 D
00754C00 L
00755C00 D
00756C00 D
00757C00 D
00758C00 D
00759C00 D
00760C00 D
00761C00 D
00762C00 D
00763C00 D
00764C00 D
00765C00 D
00766C00 D
00767C00 D
00768C00 D
00769C00 D
00770C00 D
00771C00 C
00772C00 D
00773C00 D
00774C00 D
00775C00 C
00776C00 D
00777C00 D

```

```

% THIS ROUTINE TESTS THE CARRY BIT IN
% (POSITION 20) IN PSW
00778C00 D
00779C00 C
00780C00 D
00781C00 D
00782C00 D
00783C00 D
00784C00 D
00785C00 D
00786C00 D
00787C00 D
00788C00 D
00789C00 D
00790C00 D
00791C00 D
00792C00 D
00793C00 D
00794C00 D
00795C00 D
00796C00 D
00797C00 D
00798C00 D
00799C00 D
00800C00 D

```

```

% THIS ROUTINE SETS THE CARRY BIT IN
% (POSITION 20) IN PSW
00801C00 D
00802C00 D
00803C00 D
00804C00 D
00805C00 D
00806C00 D
00807C00 D
00808C00 D
00809C00 D
00810C00 D
00811C00 D
00812C00 D
00813C00 D
00814C00 D
00815C00 D
00816C00 D
00817C00 D
00818C00 D
00819C00 D
00820C00 D
00821C00 D
00822C00 D
00823C00 D
00824C00 D
00825C00 D
00826C00 D
00827C00 D
00828C00 D
00829C00 D
00830C00 D
00831C00 D
00832C00 D
00833C00 D
00834C00 D
00835C00 D
00836C00 D
00837C00 D
00838C00 D
00839C00 D
00840C00 D
00841C00 D
00842C00 D
00843C00 D
00844C00 D
00845C00 D
00846C00 D
00847C00 D
00848C00 D
00849C00 D
00850C00 D
00851C00 D
00852C00 D
00853C00 D
00854C00 D
00855C00 D
00856C00 D
00857C00 D
00858C00 D
00859C00 D
00860C00 D
00861C00 D
00862C00 D
00863C00 D
00864C00 D
00865C00 D
00866C00 D
00867C00 D
00868C00 D
00869C00 D
00870C00 D
00871C00 D
00872C00 D
00873C00 D
00874C00 D
00875C00 D
00876C00 D
00877C00 D
00878C00 D
00879C00 D
00880C00 D
00881C00 D
00882C00 D
00883C00 D
00884C00 D
00885C00 D
00886C00 D
00887C00 D
00888C00 D
00889C00 D
00890C00 D
00891C00 D
00892C00 D
00893C00 D
00894C00 D
00895C00 D
00896C00 D
00897C00 D
00898C00 D
00899C00 D
00900C00 D

```

```

% THIS ROUTINE SETS THE CARRY BIT IN
% (POSITION 20) IN PSW
00901C00 D
00902C00 D
00903C00 D
00904C00 D
00905C00 D
00906C00 D
00907C00 D
00908C00 D
00909C00 D
00910C00 D
00911C00 D
00912C00 D
00913C00 D
00914C00 D
00915C00 D
00916C00 D
00917C00 D
00918C00 D
00919C00 D
00920C00 D
00921C00 D
00922C00 D
00923C00 D
00924C00 D
00925C00 D
00926C00 D
00927C00 D
00928C00 D
00929C00 D
00930C00 D
00931C00 D
00932C00 D
00933C00 D
00934C00 D
00935C00 D
00936C00 D
00937C00 D
00938C00 D
00939C00 D
00940C00 D
00941C00 D
00942C00 D
00943C00 D
00944C00 D
00945C00 D
00946C00 D
00947C00 D
00948C00 D
00949C00 D
00950C00 D
00951C00 D
00952C00 D
00953C00 D
00954C00 D
00955C00 D
00956C00 D
00957C00 D
00958C00 D
00959C00 D
00960C00 D
00961C00 D
00962C00 D
00963C00 D
00964C00 D
00965C00 D
00966C00 D
00967C00 D
00968C00 D
00969C00 D
00970C00 D
00971C00 D
00972C00 D
00973C00 D
00974C00 D
00975C00 D
00976C00 D
00977C00 D
00978C00 D
00979C00 D
00980C00 D
00981C00 D
00982C00 D
00983C00 D
00984C00 D
00985C00 D
00986C00 D
00987C00 D
00988C00 D
00989C00 D
00990C00 D
00991C00 D
00992C00 D
00993C00 D
00994C00 D
00995C00 D
00996C00 D
00997C00 D
00998C00 D
00999C00 D
01000C00 D

```

```

% THIS ROUTINE SETS THE CARRY BIT IN
% (POSITION 20) IN PSW
01001C00 D
01002C00 D
01003C00 D
01004C00 D
01005C00 D
01006C00 D
01007C00 D
01008C00 D
01009C00 D
01010C00 D
01011C00 D
01012C00 D
01013C00 D
01014C00 D
01015C00 D
01016C00 D
01017C00 D
01018C00 D
01019C00 D
01020C00 D
01021C00 D
01022C00 D
01023C00 D
01024C00 D
01025C00 D
01026C00 D
01027C00 D
01028C00 D
01029C00 D
01030C00 D
01031C00 D
01032C00 D
01033C00 D
01034C00 D
01035C00 D
01036C00 D
01037C00 D
01038C00 D
01039C00 D
01040C00 D
01041C00 D
01042C00 D
01043C00 D
01044C00 D
01045C00 D
01046C00 D
01047C00 D
01048C00 D
01049C00 D
01050C00 D
01051C00 D
01052C00 D
01053C00 D
01054C00 D
01055C00 D
01056C00 D
01057C00 D
01058C00 D
01059C00 D
01060C00 D
01061C00 D
01062C00 D
01063C00 D
01064C00 D
01065C00 D
01066C00 D
01067C00 D
01068C00 D
01069C00 D
01070C00 D
01071C00 D
01072C00 D
01073C00 D
01074C00 D
01075C00 D
01076C00 D
01077C00 D
01078C00 D
01079C00 D
01080C00 D
01081C00 D
01082C00 D
01083C00 D
01084C00 D
01085C00 D
01086C00 D
01087C00 D
01088C00 D
01089C00 D
01090C00 D
01091C00 D
01092C00 D
01093C00 D
01094C00 D
01095C00 D
01096C00 D
01097C00 D
01098C00 D
01099C00 D
01100C00 D

```

```

% THIS ROUTINE SETS THE CARRY BIT IN
% (POSITION 20) IN PSW
01101C00 D
01102C00 D
01103C00 D
01104C00 D
01105C00 D
01106C00 D
01107C00 D
01108C00 D
01109C00 D
01110C00 D
01111C00 D
01112C00 D
01113C00 D
01114C00 D
01115C00 D
01116C00 D
01117C00 D
01118C00 D
01119C00 D
01120C00 D
01121C00 D
01122C00 D
01123C00 D
01124C00 D
01125C00 D
01126C00 D
01127C00 D
01128C00 D
01129C00 D
01130C00 D
01131C00 D
01132C00 D
01133C00 D
01134C00 D
01135C00 D
01136C00 D
01137C00 D
01138C00 D
01139C00 D
01140C00 D
01141C00 D
01142C00 D
01143C00 D
01144C00 D
01145C00 D
01146C00 D
01147C00 D
01148C00 D
01149C00 D
01150C00 D
01151C00 D
01152C00 D
01153C00 D
01154C00 D
01155C00 D
01156C00 D
01157C00 D
01158C00 D
01159C00 D
01160C00 D
01161C00 D
01162C00 D
01163C00 D
01164C00 D
01165C00 D
01166C00 D
01167C00 D
01168C00 D
01169C00 D
01170C00 D
01171C00 D
01172C00 D
01173C00 D
01174C00 D
01175C00 D
01176C00 D
01177C00 D
01178C00 D
01179C00 D
01180C00 D
01181C00 D
01182C00 D
01183C00 D
01184C00 D
01185C00 D
01186C00 D
01187C00 D
01188C00 D
01189C00 D
01190C00 D
01191C00 D
01192C00 D
01193C00 D
01194C00 D
01195C00 D
01196C00 D
01197C00 D
01198C00 D
01199C00 D
01200C00 D

```

```

01F1 3000 0000 0000 0000
01F2 4809 A000 4000 4000
01F3 4809 A001 C000 0000
01F4 4820 0003 0000 0000

29 = SAR
A1 OR 1 = A1,CSAF
A1 C = A1
JUMP

***** END CARRY ROUTINES *****
CLEARBUFF:
AMPCR = A2
O = EC6ALCTR
COMP 16 = SAR,31 = LIT % REQUIRED FOR BC8
LIT = MAP2
PRINTBUFF = LIT
B = MIR
EOUTPUT - 1 = MPCR
IF NOT COV THEN EMAR + 1 = MAR2,INC; STEP ELSE SKIP
PBUFF - 1 = MFCR
A2 = AMPCR
STEP
JUMP

***** CONDITION CODE SETTINGS *****
SETCC:
A2 EOL B
IF FALSE THEN A2 XOR B; SKIP
SET00 - 1 = MPCR
IF MST THEN SKIP
LIKE - 1 = MPCR
A2
IF MST THEN STEP ELSE SKIP % MST -> A2 WAS NEGATIVE
SET11 - 1 = MPCR
SET01 - 1 = MPCR
A2 BIR B
IF TRUE THEN STEP ELSE SKIP
SET01 - 1 = MPCR
SET11 - 1 = MPCR

LINE:
SETCCA:
IF LCI THEN SKIP
B L = B
COMP 16 = SAR
B EOL 0
IF FALSE THEN B; SKIP % SKIP IF NON-ZERO
SET00 - 1 = MPCR
IF MST THEN SKIP
SET01 - 1 = MPCR
SET11 - 1 = MPCR

01F5 4809 0640 2000 0000
01F6 4809 0000 0901 0000
01F7 0100 0000 0000 0000
01F8 4809 2003 0010 0000
01F9 0900 0003 0000 0000
01FA 4809 0C40 0000 0000
01FB 0200 0000 0000 0000
01FC 8400 0F45 001E 0000
01FD 1FA0 0000 0000 0000
01FE 4809 C000 0000 0000
01FF 4809 0000 0000 0000
0200 4820 0000 0000 0000

0201 4809 C052 0000 0000
0202 6419 C04C 0000 0000
0203 02E0 C000 0000 0000
0204 4819 0000 0000 0000
0205 02FC 0000 0000 0000
0206 4809 C000 0000 0000
0207 480B 0000 0000 0000
0208 0300 0000 0000 0000
0209 0310 0000 0000 0000
020A 4809 C058 0000 0000
020B 780B 0000 0000 0000
020C 0320 0000 0000 0000
020D 0330 C000 0000 0000

020E 2819 0000 0000 0000
020F 4809 C041 0000 0000
0210 0000 0000 0000 0000
0211 4809 C052 0000 0000
0212 6419 C040 0000 0000
0213 0340 0000 0000 0000
0214 4819 0000 0000 0000
0215 0350 0000 0000 0000
0216 0360 C000 0000 0000

CC778C00 D
CC779C00 D
CC780C00 D
CC781C00 D
CC782000 D
CC783000 D
CC784C00 D
CC785C00 D
CC786C00 D
CC787C00 D
CC788C00 D
CC789C00 D
CC790C00 D
CC791C00 D
CC792000 D
CC793000 D
CC794C00 D
CC795C00 D
CC796C00 D
CC797000 D
CC798C00 D
CC799C00 D
CC800C00 C
CC801C00 D
CC802C00 D
CC803C00 D
CC804C00 D
CC805C00 D
CC806C00 D
CC807000 D
CC808C00 D
CC809C00 D
CC810C00 D
CC811C00 D
CC812C00 D
CC813C00 C
CC814C00 D
CC815C00 D
CC816C00 D
CC817C00 D
CC818C00 D
CC819C00 D
CC820C00 C
CC821C00 D
CC822C00 D
CC823C00 D
CC824C00 D
CC825C00 D
CC826C00 D
CC827000 D
CC828C00 D
CC829C00 D
CC830C00 D
CC831C00 D
CC832C00 D
CC833C00 D
CC834C00 D
CC835C00 D
CC836C00 D
CC837C00 D

% BIT POS. 28 IN THE PSM
% THIS ROUTINE WILL SET THE APPROPRIATE
% CONDITION CODE IN BITS 24-25 OF THE
% PSW. THIS ROUTINE MUST BE PASSED
% (R(A) IN A2 AND R(H) OR (Y) IN 'B'.
% CHECK IF R(A) = P(H) OR (Y)
% SET CO CONDITION CODE
% UNLIKE SIGNS CASE
% LIKE SIGNS CASE
% A2 TO THE ADDER
% MST -> A2 WAS NEGATIVE
% SET 11 CONDITION CODE
% A2 POSITIVE, B NEGATIVE
% LIKE SIGNS CASE
% RESTORE RETURN
% DELAY
%
%
% THIS ROUTINE TESTS THE CONTENTS OF THE
% DATA IN E WHICH IS THE RESULT OF AN
% ARITHMETIC INSTRUCTION
% B CAN BE 16 OR 32 BITS LCI SET = 32
% TEST FOR DOUBLE WORD COMPARE
% PREPARE SHIFT AMOUNT
% SKIP IF NON-ZERO
% CHECK FOR NEGATIVE VALUE
%
%

```

```

0217 4809 1801 8800 00F0
0218 0000 0000 0000 0010
0219 2809 0000 0000 00F0
021A 4809 AC5C 4000 00F0
021B 4820 0000 0000 00F0

021C 4809 1809 8870 00FC
021D 0000 0000 0000 0010
021E 4809 AC55 4000 00FC
021F 4820 0000 0000 00F0

0220 4809 1800 8800 00F0
0221 0000 0000 0000 0010
0222 4809 AC5C 4000 00FC
0223 4809 1819 8870 00FC
0224 3000 0000 0000 0000
0225 4809 AC55 4000 00FC
0226 4820 0000 0000 00F0

0227 4809 A001 0000 40F0
0228 3000 0000 0000 0000
0229 4809 A155 8870 00FC
022A 4809 A001 0000 00F0
022B 4820 0000 0000 00F0

022C 4809 0640 2000 00F0
022D 4809 0C40 8800 00F0
022E 90F0 0000 0000 0080
022F 4809 2C55 0B70 00F0
0230 0370 0000 0000 0060
0231 4809 0000 0000 24FC
0232 4809 0F40 8800 00F0
0233 4809 0C41 8800 00F0
0234 0000 0000 0000 0070
0235 4809 EC5C 1000 00FC
0236 0380 0000 0000 0060
0237 4809 0000 0000 00F0
0238 1820 0000 0000 00F0

0239 1809 0640 2000 00F0
023A 1809 E155 8800 00F0
023B 00FC 0000 0000 00E0

SET11: B101 C = B
        B = SAR
        IF LCI
        R OR A1 = A1
        JUMP

SET00: B010 C = B
        B = SAR
        B AND A1 = A1
        JUMP

SET01: B100 R = B
        B = SAR
        B OR A1 = A1
        B011 C = B
        7 = SAR
        B AND A1 = A1
        JUMP

CHECKCC: A1 C = A1, CSAR
          23 = SAR, 3 = LIT
          A1 AND LIT = B
          A1 C = A1
          JUMP

***** END CONDITION CODE ROUTINES*****
CONTENTSRA:
          AMPCR = A2
          B R = B
          4 = SAR, 15 = LIT
          LIT AND B = B
          RESTACK - 1 = CPCR
          ASE
          BMAR = B
          B L = B
          COMP 16 = SAR
          B OR A3 = A3
          FINPUT - 1 = CPCR
          A2 = AMPCR
          JUMP

CONTENTSRA:
          AMPCR = A2
          A3 AND LIT = B
          15 = LIT

```

```

00838000 D
00839000 D
00840000 C
00841000 D
00842000 D
00843000 D
00844000 D
00845000 D
00846000 D
00847000 C
00848000 D
00849000 D
00850000 D
00851000 D
00852000 D
00853000 D
00854000 D
00855000 D
00856000 C
00857000 C
00858000 D
00859000 D
00860000 D
00861000 D
00862000 D
00863000 D
00864000 D
00865000 D
00866000 D
00867000 D
00868000 D
00869000 C
00870000 D
00871000 D
00872000 C
00873000 D
00874000 D
00875000 D
00876000 D
00877000 D
00878000 D
00879000 D
00880000 D
00881000 D
00882000 D
00883000 D
00884000 D
00885000 D
00886000 C
00887000 C
00888000 D
00889000 D
00890000 D
00891000 C
00892000 C
00893000 D
00894000 D
00895000 D
00896000 C
00897000 D

```

```

% DEFAULT TO (R(A)) < (R(M)) OR (Y)
% ARITHMETIC TEST < 0 (NEG)

% JUST TO CLEAR FLAG SET IN SETCC

% THIS ROUTINE WILL SET CONDITION CODE
% IN BITS 24-25 OF THE PSW
% ARITHMETIC TEST 0

% THIS ROUTINE WILL SET CONDITION CODE
% IN BITS 24-25 OF THE PSW
% ARITHMETIC TEST > 0 (POS)

% THIS ROUTINE WILL RETURN THE 7 COND
% CODE BITS IN THE LS 2 BITS OF B
% SHIFT CC BITS TO LS 2 BIT POS.

% ISOLATE CC BITS IN B
% RESTORE A1

% ***** END CONDITION CODE ROUTINES*****
% THIS ROUTINE GETS (R(A)) IN B. IT
% ASSURES THE INSTRUCTION IS IN B. THE
% ADDRESS OF R(A) RETURNED IN MS WORD A3
% SAVE RETURN ADDRESS
% INSTRUCTION IS PASSED IN B

% ISOLATE THE "A" FIELD

% PUT ADDRESS OF R(A) INTO B
% MOVE ADDR OF R(A) TO MS WORD

% UPPER WORD OF A3 HAS ADDR OF R(A)
% (R(A)) IS IN B
% RESTORE RETURN ADDRESS

% THIS ROUTINE GETS (R(M)) IN B. IT
% ASSURES THE INSTRUCTION IS IN A3.
% SAVE THE RETURN ADDRESS

```



```

02A5 4809 C153 0070 00FC
02A6 0070 0003 0030 00E0
02A7 7C0E C140 2C9A 00F0
02A8 0070 0003 0030 00E0
02A9 4809 CC41 809A 00F0
02AA 0000 0000 0030 0010
02AB 4809 0C40 0030 00F0
02AC 4809 0B02 8B32 C0F0
02AD 0040 0000 0070 0080
02AE 4809 ACC0 001C 00F0
02AF 4809 2C52 0030 C0F0
02B0 58C8 00C3 0030 C0F0
02B1 046C 00C3 0030 C060
02B2 2FC9 A0C0 4C30 00F0
02B3 2FC9 00C0 0030 00F0
02B4 2808 00C0 0030 00F0
02B5 2A1C 00C0 0030 0040
02B6 4809 00C0 0030 00F0
02B7 90FE 00C0 0030 C0F0
02B8 2A1C 00C0 0030 0040
02B9 4809 A003 001C 00F0
02BA 0470 00C0 0070 C060
02BB 4809 00C0 0030 20FC
02BC 4809 0F40 9C00 C0F0
02BD 0000 0000 0030 C010
02BE 4809 E0C3 1030 C0F0
02BF 4809 E152 0030 C0F0
02C0 0080 0003 0070 00E0
02C1 68C8 E152 0030 00F0
02C2 3480 0000 0030 0060
02C3 0100 00C3 0030 C0E0
02C4 68C8 E152 0030 00F0
02C5 0490 0000 7000 0060
02C6 0180 00C3 0000 C0E0
02C7 68C8 E152 0030 C0F0
02C8 0440 00C3 0070 C060
02C9 0200 0003 0030 00E0
02CA 68C8 E152 0000 00F0
02CB 0480 0070 0070 C060
02CC 0280 00C3 0030 C0E0
02CD 68C8 E152 0030 C0F0
02CE 0400 0003 0070 0060
02CF 4809 E003 001C 00F0
02D0 2808 0000 0000 00F0
02D1 297C 0003 0030 C040
02D2 4809 A190 4030 00F0
02D3 0020 0000 0070 00E0
02D4 4809 E159 0030 00F0
02D5 0280 0003 0030 00E0
02D6 7008 0003 0000 00F0
02D7 2980 0003 0030 C040
02D8 0400 0000 0030 0060
02D9 1F40 0000 0070 0060
02DA 0480 00C3 0000 0060
02DB 04FC 0070 0030 0060
02DC 0500 00C3 0030 0060
02DD 0510 0000 0070 0060
02DE 4809 20C3 001C 00FC
02DF 0260 0000 0070 C0E0

```

```

A2 GTR LIT
9 = LIT
IF TRUE THEN A2 + LIT = A2; STEP ELSE SKIP % ADI 7 FOR ECL
7 = LIT
A2 + B C = B
8 = SAR
NOT CIR R = B; INC
24 = SAR; 4 = LIT
A1 = MAR2
LIT EOL B
IF TRUE THEN SET LC1;
IF TRUE THEN SET LC1;
IF LC1 THEN SET LC1; 0 = B % CLEAR E FOR NEXT HALFWORD
IF LC1 THEN SET LC1; % 16 BITS OF THE GIVEN REGISTER
NEXTDIGIT - 1 = MPCR % HAVE BEEN CONVERTED TO BCL FORMAT
BMI
IF NOT COV THEN STEP ELSE SKIP
NEXTDIGIT - 1 = MPCR % LOOP DONE B TIMES FOR 32 BITS OF EACH
% GENERAL REGISTER
A1 = MAR2
OUTPUT - 1 = CPCR
ASR
BMR R = A3
8 = SAR
A3 + 1 = A3
A3 EOL LIT
8 = LIT
A3 EOL LIT; IF TRUE THEN SET LC1;STEP ELSE SKIP
WRITEBUFF - 1 = CPCR
16 = LIT
A3 EOL LIT; IF TRUE THEN SET LC1;STEP ELSE SKIP
WRITEBUFF - 1 = CPCR
24 = LIT
A3 EOL LIT; IF TRUE THEN SET LC1;STEP ELSE SKIP
WRITEBUFF - 1 = CPCR
32 = LIT
A3 EOL LIT; IF TRUE THEN STEP; SET LC1 ELSE SKIP
WRITEBUFF - 1 = CPCR
40 = LIT
A3 EOL LIT; IF TRUE THEN STEP; SET LC1 ELSE SKIP
WRITEBUFF - 1 = CPCR
48 = LIT
IF LC1 THEN STEP ELSE SKIP % MAR2 CONTAINS ADDRESS OF NEXT REG.
NEXTTEIGHT - 1 = MPCR % ARE ARE WE FINISHED WITH ONE LINE?
A1 + LIT = A1 % PUT SPACE BETWEEN REGISTER VALUES
2 = LIT
A3 EOL LIT
47 = LIT
IF TRUE THEN STEP ELSE SKIP
NEXTREG - 1 = MPCR % READ ANOTHER REGISTER
WRITEBUFF - 1 = CPCR % PRINT OUT LAST B REGISTERS
CLEARBUFF - 1 = CPCR % CLEAR THE PRINT BUFFER
WRITEBUFF - 1 = CPCR % JUST TO CREATE A BLANK LINE
WRITEBUFF - 1 = CPCR % JUST TO CREATE A BLANK LINE
WRITEBUFF - 1 = CPCR % JUST TO CREATE A BLANK LINE
WRITEBUFF - 1 = CPCR % JUST TO CREATE A BLANK LINE
LIT + 1 = MAR2
WORKSPACE = LIT

```

```

01018000 D
01019000 D
01020000 D
01021000 D
01022000 D
01023000 D
01024000 D
01025000 D
01026000 D
01027000 D
01028000 D
01029000 D
01030000 D
01031000 D
01032000 D
01033000 D
01034000 D
01035000 D
01036000 D
01037000 D
01038000 D
01039000 D
01040000 D
01041000 D
01042000 D
01043000 D
01044000 D
01045000 D
01046000 D
01047000 D
01048000 D
01049000 D
01050000 D
01051000 D
01052000 D
01053000 D
01054000 D
01055000 D
01056000 D
01057000 D
01058000 D
01059000 D
01060000 D
01061000 D
01062000 D
01063000 D
01064000 D
01065000 D
01066000 D
01067000 D
01068000 D
01069000 D
01070000 D
01071000 D
01072000 D
01073000 D
01074000 D
01075000 D
01076000 D
01077000 D

```

```

02E0 052C 0000 0000 0060
02E1 4809 0C40 4C00 00F0
02E2 4809 0F45 001C 00F0
02E3 0530 0003 0070 0060
02E4 4809 0C40 2030 00F0
02E5 4809 0F45 001C 00F0
02E6 0540 0003 0070 0060
02E7 4809 0C40 1030 00F0
02E8 4809 0F45 001C 00F0
02E9 0550 0003 0070 0060
02EA 4809 0C40 0030 00F0
02EB 4809 0F45 001C 00F0
02EC 0560 0003 0070 0060
02ED 4809 0C40 0020 00F0
02EE 0260 0003 0070 0060
02EF 4809 2003 001C 00F0
02F0 0570 0003 0070 0060
02F1 4809 0C40 0040 00F0
02F2 4809 0000 0000 00F0
02F3 4820 0000 0000 00F0

02F4 4809 0000 0000 00F0
02F5 AC28 0000 0000 00F0

02F6 9809 0000 0000 1CF0
02F7 9C28 0000 0000 00F0

02F8 1C8F 0019 001C 00F0
02F9 9809 0000 001C 1CF0
02FA 9C08 0C40 0090 00F0
02FB 4809 0019 001C 1CF0
02FC 980E 0000 0000 00F0
02FD 0C08 0000 0000 00F0
02FE 9C08 0000 0000 00F0
02FF AEC8 0C42 0000 00F0
0300 682F 0000 0000 00F0

0301 0580 0000 0000 0060
0302 4809 0641 0020 00F0
0303 0C00 0000 0000 00C0
0304 0000 0000 0000 0030
0305 059C 0000 0000 0040

% READ IN CONTENTS OF A1
% RESTORE A1
% CONSTRUCT ADDRESS OF A2
% READ IN A2
% RESTORE A2
% CONSTRUCT ADDRESS OF A3
% READ IN A3
% RESTORE A3
% CREATE ADDR OF MIR(WORKSPACE + 4)
% READ IN MIR
% RESTORE MIR
% CREATE ADDR OF RPI
% RESTORE RPI
% RESTORE ER1
COMP B = SAR J WORKSPACE = LIT
% PUT ADDRESS OF AMPCR IN MAR2
% READ IN OLD AMPCR
% RESTORE OLD AMPCR
STEP
JUMP

MR2 J IF RDC
WHEN RDC THEN BEX J JUMP

MW2 J IF SAI
WHEN SAI THEN O J JUMP

SET GC2 J WHEN GC2 THEN B111=MR2
MW2 J B111=MR2 J IF SAI
WHEN SAI THEN B = MIR
B111 = MR2 J MW2
WHEN NOT INT THEN SET INT
WHEN INT THEN BEX J MR2
WHEN RDC THEN NOT B J RESET GC2
IF ABT THEN JUMP ELSE RETN

SAVEREG - 1 = CPCR
AMPCR L = DR1
ERRORLIST = AMPCR
COMP B = SAR
PRERR - 1 = MPCR

01078000 0
01079000 0
01080000 0
01081000 0
01082000 0
01083000 0
01084000 0
01085000 0
01086000 0
01087000 0
01088000 0
01089000 0
01090000 0
01091000 0
01092000 0
01093000 0
01094000 0
01095000 0
01096000 0
01097000 0
01098000 0
01099000 0
01100000 0
01101000 0
01102000 0
01103000 0
01104000 0
01105000 0
01106000 0
01107000 0
01108000 0
01109000 0
01110000 0
01111000 0
01112000 0
01113000 0
01114000 0
01115000 0
01116000 0
01117000 0
01118000 0
01119000 0
01120000 0
01121000 0
01122000 0
01123000 0
01124000 0
01125000 0
01126000 0
01127000 0
01128000 0
01129000 0
01130000 0
01131000 0
01132000 0
01133000 0
01134000 0
01135000 0
01136000 0
01137000 0

```

INPUT:

OUTPUT:

EXTIO:

FAULT:


```

01198C00 D
01199C00 D
01200C00 D
01201C00 D
01202C00 D
01203C00 D
01204C00 D
01205C00 D
01206C00 D
01207C00 D
01208C00 D
01209C00 C
01210C00 D
01211C00 D
01212C00 D
01213C00 D
01214C00 D
01215C00 D
01216C00 D
01217C00 D
01218C00 D
01219C00 D
01220C00 D
01221C00 D
01222C00 D
01223C00 D
01224C00 D
01225C00 D
01226C00 D
01227C00 D
01228C00 D
01229C00 D
01230C00 D
01231C00 D
01232C00 D
01233C00 D
01234C00 D
01235C00 D
01236C00 D
01237C00 D
01238C00 D
01239C00 C
01240C00 D
01241C00 D
01242C00 D
01243C00 D
01244C00 D
01245C00 D
01246C00 D
01247C00 D
01248C00 D
01249C00 D
01250C00 D
01251C00 D
01252C00 D
01253C00 D
01254C00 D
01255C00 D
01256C00 D
01257C00 D

```

* THIS ROUTINE WILL TAKE A BUFFER
* CONTAINING 32 BIT WORDS AND EXPAND EACH01199C00 D
* INTO 2 - 32 BIT WORDS, PUTTING THE INFO0120C00 D
* IN THE LHW OF EACH 32 BIT WORD.
* BR1 MUST CONTAIN THE BUFFER ADDRESS
* AND A3 MUST CONTAIN # OF BUFFERS/COUNT
* REFERENCE BR1

* ISOLATE THE COUNT(BUFF EXPAND FACTOR)

* CALCULATE FIRST OUTPUT ADDRESS

* RETURN IN BR1

* BUFFER ADDR + BEF - 1 IN BR2
* CONTENTS OF 1 WORD INTO C
* WORD CONTENTS INTO UHW OF A2

* ISOLATE BUFFER COUNT

* BUFFER ADDR + COUNT INTO BR2

* OUTPUT 1 EXPANDED HALFWORD
* REFERENCE MAR2

* ISOLATE THE COUNT

* COUNT INTO B

* NEXT READ ADDRESS INTO BR2

* NEXT WORD INTO B

* REDUCE THE COUNT BY 1

* NEXT WRITE ADDRESS

* WRITE OUT NEXT EXPANDED WORD
* REDUCE THE COUNT

* CHECK IF ALL WORDS EXPANDED

* NEXT READ ADDRESS

* REFERENCE BR1
* RESTORE RETURN ADDRESS

* THIS ROUTINE DUMPS THE BUFFERS

EXPAND:

```

ASR BRAR R = A2
B = SAR
A3 L = B
COMP 16 = SAR
B R = B
A2 + B = A2
A2 - 1 = A2
AMPCR L = BR1
COMP 8 = SAR
A2 L = BR2
EMULIN - 1 = CPCR
B L = A2
COMP 16 = SAR
A2 R = MIRT ASE
A2 R = A2
A2 + BMAR L = BR2
COMP 8 = SAR
EMULOUT - 1 = CPCR
ASE
BMAR = A2
A3 L = B
COMP 16 = SAR
B R = B
A2 - B L = BR2
COMP 8 = SAR
EMULIN - 1 = CPCR
B R = MIP
16 = SAR
A3 - 1 L = A2
A2 R = A2
A2 + BMAR L = BR2
COMP 8 = SAR
EMULOUT - 1 = CPCR
A3 - 1 = A3
A3 L = A2
COMP 16 = SAR
A2 R = A2, B
A2 ECL 0
IF FALSE THEN SKIP
EXPEND - 1 = MPCR
BMAR = A2
A2 - B - 1 L = BR2
COMP 8 = SAR
EXPRT - 1 = MPCR
EXPRT: ASR
BMAR R = AMPCR
B = SAR
STEP
JUMP

```

EXPRT:

EXPEND:

EQUT:

```

0335 4809 C0C3 0C70 20F0
0336 4809 CF43 A030 00F0
0337 0000 0000 0670 0010
0338 4809 E0C1 0B70 C0F0
0339 0000 0000 0030 0020
033A 4809 0C40 8B70 C0F0
033B 4809 CC40 2000 C0F0
033C 4809 C0E2 2000 C0F0
033D 4809 0641 0620 C0F0
033E 0000 0000 0620 C030
033F 4809 C001 0010 C0F0
0340 0500 0000 0000 0060
0341 4809 0C41 2000 00F0
0342 0000 0000 0000 C020
0343 4809 C0C3 8030 24F0
0344 4809 E001 2070 C0F0
0345 4809 C003 A000 00F0
0346 4809 CF41 0010 00F0
0347 0000 0000 0030 0030
0348 0500 0000 0000 C060
0349 4809 0000 0000 24F0
034A 4809 0F40 2030 C0F0
034B 4809 E0C1 0000 C0F0
034C 0000 0000 0C30 0020
034D 4809 0C40 8B00 C0F0
034E 4809 C05F 0010 00F0
034F 0000 0000 0000 C030
0350 0500 0000 0030 C060
0351 4809 0C40 8C30 C0F0
0352 0000 0000 0070 0020
0353 4809 E00F 2000 00F0
0354 4809 C003 A030 00F0
0355 4809 CF41 0010 C0F0
0356 0000 0000 0070 C030
0357 0600 0000 0000 C060
0358 4809 E00E 1700 C0F0
0359 4809 E0C1 2000 00F0
035A 0000 0000 0070 C020
035B 4809 C0C3 8B30 C0F0
035C 4809 C012 0000 00F0
035D 5019 0000 0000 00F0
035E 0610 0000 0000 C040
035F 4809 0F40 2000 00F0
0360 4809 C059 0000 00F0
0361 0000 0000 0000 C030
0362 33E0 0000 0000 C040
0363 4809 C0C3 0000 20F0
0364 4809 0F40 8000 C0F0
0365 0000 0000 0070 C010
0366 4809 0000 0070 C0F0
0367 4820 C003 0000 00F0

```

```

0368 3809 0003 0030 00F0
0369 4809 0000 0070 24F0
036A 4809 0E45 001C 00F0
036B 2F30 0003 0000 0060
036C 4809 0C41 002F 00F0
036D 0000 0003 0070 0030
036E 4809 0003 0030 00F0
036F 4000 0003 0030 0010
0370 4809 0C40 0030 00F0
0371 0620 0000 0030 00C0
0372 4809 0000 0020 00F0
0373 4824 0003 0030 00F0

0374 0630 0000 0030 0040
0375 0640 0003 0030 0040
0376 0650 0000 0030 0040

0377 4849 0003 0070 00F0
0378 3050 0003 0000 0060
0379 4809 20C3 001C 00F0
037A 0320 0003 0030 00E0
037B 2F30 0003 0030 0060
037C 4809 0C40 0030 00F0
037D 4809 20C1 00F0 00F0
037E 0070 0000 0070 0040
037F 4809 0C43 0030 24F0
0380 4809 0F45 001C 00F0
0381 2F30 0003 0070 0060
0382 4809 0C40 2070 00F0
0383 0660 0000 0030 0060
0384 3780 0000 0030 0040
0385 4809 0003 0030 00F0
0386 4809 0000 0030 00F0
0387 0000 0003 0030 0020
0388 4809 0000 2070 00F0
0389 4809 0001 9070 00F0
038A 4809 0000 1000 00F0
038B 4809 0001 9070 00F0
038C 4809 0012 0030 00F0
038D 5019 0000 0070 00F0
038E 0670 0003 0030 0040
038F 4809 20C3 001C 00F0
0390 0320 0003 0070 00E0
0391 2F30 0003 0000 0060
0392 4809 0C40 2030 00F0
0393 4809 0C41 0030 00F0
0394 3000 0003 0070 0030
0395 4809 0C41 0020 00F0
0396 0000 0000 0020 0030
0397 4809 0C40 0030 00F0
0398 2F50 0003 0030 0060
0399 3760 0000 0030 0040

039A 3050 0000 0000 0060
039B 4809 20C3 001C 00F0
039C 0320 0003 0030 00E0

IF LC2
ASE
BMAR ← 1 = MAR2
EINPUT - 1 = CPCR
B L = BR1
COMP 8 = SAR
A2 R = A2
14 = SAR
A2 + AMPCR = AMPCR
OUTDEV - 1 = AMPCR
STEP
EXEC
OUTDEV: SP00 - 1 = HPCR
PR10 - 1 = MPCR
NJTIMP - 1 = HPCR

SP00:
SET LC2
COMPRES - 1 = CPCR
LIT + 1 = MAR2
10CM = LIT
EINPUT - 1 = CPCR
R = MIR
LIT L = BR1
7 = LIT/COMP 16 = SAR
8 = MIR/ASE
BMAR + 1 = MAR2
EINPUT - 1 = CPCR
R = A2
10C10 - 1 = CPCR
BSP0 - 1 = HPCR
A2 = MIR
A3 R = A2
16 = SAR
A2 - 1 = A2
A3 C = A3
A3 - 1 = A3
A2 EOL 0
IF FALSE THEN SKIP
OPCODE - 1 = HPCR
LIT + 1 = MAR2
10CM = LIT
EINPUT - 1 = CPCR
B = A2, BR1
B L = B
COMP 1 = SAR
A2 + B L = BR1
COMP 8 = SAR
A2 + B = MIR
EINPUT - 1 = CPCR
SP00 - 1 = MPCR

PR10:
COMPRES - 1 = CPCR
LIT + 1 = MAR2
10CM = LIT

```

```

% INDICATED BY THE BUFFER ADDRESS TO
% PRINTER, CRT, OR DISK (NOT IMPLEMENTED) 01259000 D
% (10CM) = A21, MAR2 = 10CM
% REFERENCE BR2
% 10CM + 1
% B = (10CM+1)
% STORE (10CM + 1) BUFFER ADDRESS IN BR1
01265000 D
01266000 D
01267000 D
01268000 D
01269000 D
01270000 D
01271000 D
01272000 D
01273000 D
01274000 D
01275000 D
01276000 D
01277000 D
01278000 D
01279000 D
01280000 D
01281000 D
01282000 D
01283000 D
01284000 D
01285000 D
01286000 D
01287000 D
01288000 D
01289000 D
01290000 D
01291000 D
01292000 D
01293000 D
01294000 D
01295000 D
01296000 D
01297000 D
01298000 D
01299000 D
01300000 F
01301000 D
01302000 D
01303000 D
01304000 D
01305000 D
01306000 D
01307000 D
01308000 D
01309000 D
01310000 D
01311000 D
01312000 D
01313000 D
01314000 D
01315000 C
01316000 D
01317000 D

% A2 HAS DEVICE CODE
%
% DISK IO NOT IMPLEMENTED
%
% WRITE SPO FUNCTION
% LC2 INDICATES 10CM + 1 WILL BE USED
% COMPRESS BUFFER TO 32 BIT I/O FORMAT
% BUFFER ADDRESS TO MIR
%
% MIR CONTAINS 7/BUFFER ADDR.
% BUFFER LENGTH INTO B (MAILBOX-1)
% TRANSFER BUFFER LENGTH INTO A2
%
% SAVE A2 IN MIR
% ISOLATE COUNTER
% DECREMENT COUNTER IN A3
%
% TEST THE COUNTER FOR ZERO
% REGENERATE BUFFER ADDRESS IN 9
%
% R = BUFFER LENGTH, A2 = BUFFER ADDR
% MULTIPLY B BY 2
%
% NEW BUFFER ADDR IN BR1
% NEW BUFFER ADDRESS IN 10CM + 1
%
% WRITE PRT FUNCTION
% COMPRESS THE BUFFER
% REGENERATE BUFFER ADDRESS

```

```

0390 2F30 00C0 0030 C06C
039E 4809 0C40 0A90 00F0
039F 4809 00C1 0F30 C0F0
02A0 0C00 0030 0030 0020
03A1 4809 0C40 0A90 00F0
03A2 0680 00C0 00C0 0060
02A3 39AC 00C0 00C0 0040
03A4 4809 00C0 00C0 00F0
03A5 00C0 00C0 0030 0020
03A6 4809 00C0 2070 00F0
03A7 4809 00C1 90C0 00F0
03A8 4809 00C0 1000 00F0
02A9 48C9 00C1 9000 C0FC
03AA 4809 0012 0030 C0FC
02AB 6019 00C0 0030 00F0
02AC 0690 00C0 0000 0040
02AD 4809 20C0 001C 00F0
02AE 0320 00C0 00C0 00E0
02AF 2F30 00C0 00C0 0060
02B0 4809 2C40 0030 00F0
03B1 0420 00C0 00C0 00B0
02B2 48C9 2C40 0A90 00F0
03B3 2F50 00C0 00C0 0060
03B4 3990 00C0 0030 0040

02B5 3809 00C0 0030 C0FC
03B6 4809 00C0 0A70 00F0
03B7 4000 00C0 0030 0010
02B8 4809 0C40 0030 00F0
02B9 06A0 00C0 0030 00C0
02BA 48C9 00C0 0030 00F0
02BB 4824 00C0 0030 00F0

03BC 0680 00C0 0000 0040
03BD 06CC 00C0 0000 0040
02BE 0600 00C0 0000 0040

02BF 4809 20C0 C01C 00F0
02C0 0320 00C0 0000 C0E0
03C1 2F30 00C0 0030 0060
03C2 4809 0C40 0030 00F0
03C3 4809 0C40 0030 00F0
02C4 00C0 00C0 00C0 0030
02C5 4809 20C0 00C0 00F0
02C6 0060 00C0 0000 C0AC
03C7 4809 0C40 0030 00F0
03C8 06E0 00C0 00C0 0060
03C9 39E0 00C0 00C0 0040
02CA 48C9 00C0 0000 C0FC
02CB 00C0 00C0 0030 0020
03CC 4809 00C0 1070 00F0
03CD 4809 00C1 1000 00F0
02CE 4809 00C0 1000 00F0
02CF 0140 00C0 0000 00E0
0300 3340 00C0 0030 0060
03D1 4809 00C0 0000 00FC

```

```

IN:
EINPUT - 1 = CPCR
B = MIR
I L = BPI
COMP 16 = SAR
B = MIR
IUC10 - 1 = CPCR
PRTO - 1 = MPCR
A3 R = A2
16 = SAR
A2 - 1 = A2
A3 C = A3
A3 - 1 = A3
A3 C = A3
A2 EOL 0
IF FALSE THEN SKIP
OPCODE - 1 = MPCR
LIT + 1 = MAR2
IUCM = LIT
FINPUT - 1 = CPCR
LIT + B L = R1
66 = LIT, COMP 8 = SAR
LIT + B = MIR
EOUTPUT - 1 = CPCR
PRTO - 1 = MPCR

1F LC2
A2 R = A2
14 = SAR
A2 + AMPCR = AMPCR
INDEV - 1 = AMPCR
STEP
EXEC
SPO1 - 1 = MPCR
C401 - 1 = MPCR
NOTIMP - 1 = MPCR

LIT + 1 = MAR2
IUCM = LIT
EINPUT - 1 = CPCR
R = MIR
6 L = BPI
COMP 8 = SAR
LIT L = BPI
6 = LIT, COMP 16 = SAR
R = MIR
IUC10 - 1 = CPCR
SPO1 - 1 = MPCR
A3 R = A3
16 = SAR
A3 - 1 = A3
A3 L = A3
A3 OR LIT = A3
20 = LIT
EXPAND - 1 = CPCR
A3 R = A2

```

```

% STORE BUFFER ADDRESS IN FIR
% ISOLATE COUNTER
% DECREMENT COUNTER IN A3
% RESTORE A3
% IS COUNTER = 0
% REGENERATE BUFFER ADDRESS
% WRITE NEW ADDRESS IN BR1
% WRITE NEW BUFFER ADDR IN IUCM +1
% THIS ROUTINE INPUTS DATA FROM
% PERIPHERAL DEVICES TO THE DESIGNATED
% BUFFERS. CRD READER, CRT, OR DISK (M1)
% CLEAR LC2
% A2 = (IUCM)
% A2 CONTAINS DEVICE CODE
% DISK NOT IMPLEMENTED
% READ SFO FUNCTION
% RETRIEVE BUFFER ADDR.
% STORE BUFFER ADDR IN MIR
% STORE ADDRESS IN BR1
% ISOLATE COUNTER
% DECREMENT COUNTER
% RESTORE A3, LHM CLEARED
% BUFFER EXPANSION FACTOR IN LHM OF A3
% EXPAND BUFFER
% ISOLATE COUNTER

```



```

0402 4809 2003 001C 00F0
0403 0200 0000 0000 00E0
0404 4809 E000 0090 00F0
0405 2F50 0003 0030 0060
0406 0720 0000 0020 0060
0407 4809 E001 1000 00F0
0408 0000 0000 0070 0020
0409 4809 E000 9C00 00F0
040A 4809 0C41 0E00 00F0
040B 4809 EC5C 1000 00F0
040C 238C 0003 0070 0060
040D 4809 E000 AC00 00F0
040E 0000 0000 0070 0020
040F 4809 CC40 0830 00F0
0410 0730 0000 0070 0040

0411 4809 2003 001C 00F0
0412 0200 0000 0030 00E0
0413 4809 E000 0030 00F0
0414 2F50 0003 0030 0060
0415 0740 0003 0000 0060
0416 0750 0000 0000 0040

0417 4809 E001 1C00 00F0
0418 0000 0000 0030 0020
0419 4809 E000 9000 00F0
041A 4809 0C41 0010 00F0
041B 0000 0000 0000 0030
041C 4809 0C41 0830 00F0
041D 0000 0000 0000 0020
041E 4809 EC5C 1000 00F0
041F 0760 0003 0070 0060
0420 4809 CC40 AC00 00F0
0421 A00C 0000 0030 0010
0422 4809 CC03 0030 00F0
0423 5800 0000 0000 00F0
0424 0770 0000 0000 0040
0425 0780 0003 0070 0040

0426 4809 18C1 AC00 00F0
0427 3000 0003 0030 0020
0428 4809 CC55 AC00 00F0
0429 3000 0000 0070 0010

```

```

% INDIRECT ADDRESSING WITH INDEXING
% I M1 AT Y = :Y; + (R(H))
% LC2 INDICATES BYTE INSTRUCTION
% ROUTINES RETURN E = Y
% STORE A3 WITH RETURN ADDR. IN STACK
% WRITE TO EMULATION RESERVE BUFFER
% CLEAR UHW OF A3
% UHW OF A3 CONTAINS :Y:
% LHM OF A3 CONTAINS INSTRUCTION
% D = (R(M))
% A2 CONTAINS :Y:
% CALCULATE ADDRESS OF Y
%
% INDIRECT ADDRESSING WITHOUT INDEXING
% I M AT Y = :Y:
% LC2 INDICATES BYTE INST. J ROUTINE
% RETURNS E = Y AND A2 = (K(M))
% WRITE A3 WITH RETURN IN UHW
% RETRIEVE :Y: FIELD
%
% THIS ROUTINE READS IN I M1 AND TESTS
% IF CASCADED OR DIRECT ADDRESSING IS
% REQUIRED
% CLEAR UHW OF A3
% BR2 = I M1 ADDRESS
% SAVE I M1 ADDR IN UHW OF A3
% B = (I M1)
% TEST IF BIT 14 OF I M1 IS SET
% IF BIT SET, CASCADED I M
% IF BIT NOT SET, FORM Y
% THIS ROUTINE DECIDES WHICH ADDRESSING
% FORMULA TO USE TO COMPUTE THE NEW
% LOCATION OF THE INDIRECT WORD
% A2 IS BIT MASK FOR J FIELD OF I M

```

```

LIT = MAR2
STACK = LIT
A3 = MIP
EOUTPUT - 1 = CPCR
IFETCH - 1 = CPCR
A3 L = A3
COMP 16 = SAR
A3 R = A3
P L = B
A3 OR B = A3
CONTENTSRR-1 = CPCR
A3 R = A2
16 = SAR
A2 + B = B
INDIRMD - 1 = MPCR

LIT = MAR2
STACK = LIT
A3 = MIP
EOUTPUT - 1 = CPCR
IFETCH - 1 = CPCR
INDIRMD - 1 = MPCR

A3 L = A3
COMP 16 = SAR
A3 R = A3
B L = BR2
COMP 8 = SAR
P L = B
COMP 16 = SAR
A3 OR B = A3
EMULIN - 1 = CPCR
R R = A2
14 = SAR
A2
IF LST THEN STEP ELSE SKIP
CASCADED - 1 = MPCR
DIRECT - 1 = MPCR

R101 C = A2
17 = SAR
A2 AND B R = A2
12 = SAR

```

```

% INDIRECT ADDRESSING WITH INDEXING
% I M1 AT Y = :Y; + (R(H))
% LC2 INDICATES BYTE INSTRUCTION
% ROUTINES RETURN E = Y
% STORE A3 WITH RETURN ADDR. IN STACK
% WRITE TO EMULATION RESERVE BUFFER
% CLEAR UHW OF A3
% UHW OF A3 CONTAINS :Y:
% LHM OF A3 CONTAINS INSTRUCTION
% D = (R(M))
% A2 CONTAINS :Y:
% CALCULATE ADDRESS OF Y
%
% INDIRECT ADDRESSING WITHOUT INDEXING
% I M AT Y = :Y:
% LC2 INDICATES BYTE INST. J ROUTINE
% RETURNS E = Y AND A2 = (K(M))
% WRITE A3 WITH RETURN IN UHW
% RETRIEVE :Y: FIELD
%
% THIS ROUTINE READS IN I M1 AND TESTS
% IF CASCADED OR DIRECT ADDRESSING IS
% REQUIRED
% CLEAR UHW OF A3
% BR2 = I M1 ADDRESS
% SAVE I M1 ADDR IN UHW OF A3
% B = (I M1)
% TEST IF BIT 14 OF I M1 IS SET
% IF BIT SET, CASCADED I M
% IF BIT NOT SET, FORM Y
% THIS ROUTINE DECIDES WHICH ADDRESSING
% FORMULA TO USE TO COMPUTE THE NEW
% LOCATION OF THE INDIRECT WORD
% A2 IS BIT MASK FOR J FIELD OF I M

```

```

LIT = MAR2
STACK = LIT
A3 = MIP
EOUTPUT - 1 = CPCR
IFETCH - 1 = CPCR
INDIRMD - 1 = MPCR

LIT = MAR2
STACK = LIT
A3 = MIP
EOUTPUT - 1 = CPCR
IFETCH - 1 = CPCR
INDIRMD - 1 = MPCR

A3 L = A3
COMP 16 = SAR
A3 R = A3
B L = BR2
COMP 8 = SAR
P L = B
COMP 16 = SAR
A3 OR B = A3
EMULIN - 1 = CPCR
R R = A2
14 = SAR
A2
IF LST THEN STEP ELSE SKIP
CASCADED - 1 = MPCR
DIRECT - 1 = MPCR

R101 C = A2
17 = SAR
A2 AND B R = A2
12 = SAR

```

```

042A 4809 C640 0C40 00F0      % COMPUTE FORMULA DESIRED
042B 079C 00C3 0C70 C0C0      %
042C 4809 00C3 0F30 00F0      %
042D 4824 00C3 0070 00F0      %
%
042E 07A0 00D0 00D0 0040      IMAADR: AD10 - 1 = MPCR
042F 07B0 00C3 0C30 0040      AD11 - 1 = MPCR
0430 07CC 00C3 0C30 0040      AD12 - 1 = MPCR
0431 07D0 00C3 00A0 C040      AD13 - 1 = MPCR
%
0432 4809 E000 A000 00F0      % NEW IW AT Y = IW2
0433 00C3 00D0 0C70 0020      % SHIFT ADDR OF IW1 INTO A2
0434 4809 C003 0C10 00F0      % NEXT ADDRESS OF IW
0435 00C3 00C3 0030 003C      COMP B = SAR
0436 07EC 00C3 007C 0060      ENULIN - 1 = CPCR
0437 415C 00C3 0C00 0040      INDIRM0 - 1 = MPCR
%
0438 4809 2C56 0B3C 00F0      B AND LIT = B
0439 00C3 00C3 0C70 00EC      IS = LIT
043A 07F0 00C3 0C70 0060      REGSTACK - 1 = CPCR
043B 2F3C 00C3 0070 0060      EINPUT - 1 = CPCR
043C 0800 00D3 003C 0040      ADVF - 1 = MPCR
%
043D 2380 00D3 0C70 0060      CONTENTSRM - 1 = CPCR
043E 0810 00D3 0C70 0040      ADVF - 1 = MPCR
%
043F 4809 E156 0B3C 00F0      A3 AND LIT = B
0440 00C3 00C3 0C70 00EC      IS = LIT
0441 4809 0C45 0B3C 00F0      B + 1 = B
0442 0820 00D3 0C00 0060      REGSTACK - 1 = CPCR
0443 2F3C 00C3 007C 0060      EINPUT - 1 = CPCR
0444 083C 00D3 0C70 0040      ADVF - 1 = MPCR
%
0445 4809 E000 A000 00F0      A3 R = A2
0446 00C3 00D0 0C30 0020      IS = SAR
0447 4809 C0C3 0C10 00F0      A2 OR 1 L = BR2
0448 00C3 00C3 0C00 0030      COMP B = SAR
0449 4809 0C40 207C 00EC      B = A2
044A 084C 00D3 007C 0060      ENULIN - 1 = CPCR
044B 4809 C040 0B7C 00F0      A2 + B = B
044C 415C 00C3 00C0 0040      INDIRM0 - 1 = MPCR
%
044D 4809 18C1 AC70 00FC      B101 C = A2
%
044E 4809 00C3 0C70 0060      % THIS ROUTINE COMPUTES Y GIVEN
044F 00C3 00C3 0C70 0060      % B = (R(X)), (R(M)), OR (R(M+1))
0450 00C3 00C3 0C70 0060      % SHIFT ADDR OF IW INTO A2
%
0451 4809 00C3 0C70 0060      % NEXT ADDR OF IW
%
0452 4809 00C3 0C70 0060      % SAVE (R(X)), (R(M)), OR (R(M+1)) IN A2
0453 00C3 00C3 0C70 0060      % B = (IW2)
0454 4809 00C3 0C70 0060      % Y = (IW2) + ((R(X)), (R(H)), OR (R(M+1)))
0455 00C3 00C3 0C70 0060      % Y = NEXT ADDR OF IW1
%
0456 4809 00C3 0C70 0060      %
0457 4809 00C3 0C70 0060      % THIS ROUTINE DECIDES WHAT ADDRESSING
0458 00C3 00C3 0C70 0060      % FORMULA TO COMPUTE Y - FFF. OPFRAND
0459 00C3 00C3 0C70 0060      % ADDRESS
045A 4809 00C3 0C70 0060      %
045B 4809 00C3 0C70 0060      %
045C 4809 00C3 0C70 0060      %
045D 4809 00C3 0C70 0060      %
045E 4809 00C3 0C70 0060      %
045F 4809 00C3 0C70 0060      %
0460 4809 00C3 0C70 0060      %
0461 4809 00C3 0C70 0060      %
0462 4809 00C3 0C70 0060      %
0463 4809 00C3 0C70 0060      %
0464 4809 00C3 0C70 0060      %
0465 4809 00C3 0C70 0060      %
0466 4809 00C3 0C70 0060      %
0467 4809 00C3 0C70 0060      %
0468 4809 00C3 0C70 0060      %
0469 4809 00C3 0C70 0060      %
0470 4809 00C3 0C70 0060      %
0471 4809 00C3 0C70 0060      %
0472 4809 00C3 0C70 0060      %
0473 4809 00C3 0C70 0060      %
0474 4809 00C3 0C70 0060      %
0475 4809 00C3 0C70 0060      %
0476 4809 00C3 0C70 0060      %
0477 4809 00C3 0C70 0060      %
0478 4809 00C3 0C70 0060      %
0479 4809 00C3 0C70 0060      %
0480 4809 00C3 0C70 0060      %
0481 4809 00C3 0C70 0060      %
0482 4809 00C3 0C70 0060      %
0483 4809 00C3 0C70 0060      %
0484 4809 00C3 0C70 0060      %
0485 4809 00C3 0C70 0060      %
0486 4809 00C3 0C70 0060      %
0487 4809 00C3 0C70 0060      %
0488 4809 00C3 0C70 0060      %
0489 4809 00C3 0C70 0060      %
0490 4809 00C3 0C70 0060      %
0491 4809 00C3 0C70 0060      %
0492 4809 00C3 0C70 0060      %
0493 4809 00C3 0C70 0060      %
0494 4809 00C3 0C70 0060      %
0495 4809 00C3 0C70 0060      %
0496 4809 00C3 0C70 0060      %
0497 4809 00C3 0C70 0060      %
0498 4809 00C3 0C70 0060      %
0499 4809 00C3 0C70 0060      %
0500 4809 00C3 0C70 0060      %

```

```

044E 3000 0000 0000 0020
044F 4809 C056 A030 C0F0
0450 3000 0000 0030 C010
0451 8809 C640 0C30 C0F0
0452 085C 00C0 0090 C0CC
0453 4809 0000 0000 00F0
0454 4824 08C0 0C30 C0F0

0455 0860 00C0 0C30 0040
0456 0870 0000 0C00 0040
0457 0880 0000 0C00 0040
0458 0890 0000 0000 0740

DIRADDR: DT0 - 1 = MPCR
DT1 - 1 = MPCR
DT2 - 1 = MPCR
DT3 - 1 = MPCR

0459 4809 E0C0 A000 00FC
045A 0000 00C0 0030 0020
045B 4809 C0C0 0C10 C0F0
045C 0000 0000 0030 C030
045D 08A0 00C0 0000 C060
045E 3809 00C0 0C30 00F0
045F 0800 0000 0C30 0040

DT0:
A3 R = A2
16 = SAR
A2 OR 1 L = BR2
COMP 8 = SAR
EHLIN - 1 = CPCR
IF LC2
DTRETURN - 1 = MPCR

0460 4809 2C55 0B30 00F0
0461 00F0 0000 0030 00E0
0462 08C0 00C0 0000 C060
0463 2F30 00C0 0000 0060
0464 080C 00C0 0030 0040

DT1:
B AND LIT = B
15 = LIT
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
DTGN - 1 = MPCR

0465 4809 E156 0B30 00F0
0466 00F0 0000 0C30 00E0
0467 08EC 00C0 0000 C060
0468 2F30 00C0 0000 0060
0469 08F0 00C0 0030 C040

DT2:
A3 AND LIT = B
15 = LIT
R + 1 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
DTGN - 1 = MPCR

046A 4809 E156 0B30 00F0
046B 00F0 00C0 0030 00E0
046C 4809 0C45 0B30 00F0
046D 090C 00C0 0030 0060
046E 2F30 00C0 0030 0060
046F 091F 00C0 0030 0040

DT3:
A3 AND LIT = B
15 = LIT
R + 1 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
DTGN - 1 = MPCR

0470 4809 E000 A000 00F0
0471 0000 00C0 0030 C020
0472 4809 00C0 0010 C0F0
0473 00C0 00C0 0000 0030
0474 4809 0C40 2030 00F0
0475 0920 00C0 0C30 0060
0476 4809 00C0 0C30 00F0

19 = SAR
A2 AND B R = A2
12 = SAP
A2 + AMPCR = AMPCR
DIRADDR - 1 = AMPCR
STEP
EXEC

% MASK IJ: FIELD OF IW1
% ISOLATE BIT VALUE IN A2
% COMPUTE JUMP TABLE ADDRESSES
% FOR FORMULA DESIRED

%
%
%
% Y = IW2
% SHIFT ADDR OF IW1 INTO A2

%
%
% B = (IW2)
% CLEAR BYTE BIT(IF SET) LC2 = MS BYTE

%
%
% Y = IW2 + (R(X))
% ISOLATE RX FROM IW1

%
% B = (R(X))
% Y = IW2 + (R(M))
% MASK OFF H: FIELD H: = RH
% B = (R(M))
% Y = IW2 + (R(M+1))
% MASK OFF RH INTO B
% B = RH + 1
% P = (R(M+1))

%
%
% THIS ROUTINE COMPUTES Y, TEST FOR BYTE
% INST. AND RETURNS TO CALLER OF
% RXMFIELD
% IW1 ADDR INTO BR2 INC BY 1

%
%
% SAVE (R(X)),(R(M)), OR(R(M+1)) IN A2
% B = (IW2)

```



```

04A3 4809 C640 2000 C0FF
04A4 4809 0000 0000 20F0
04A5 4809 0F43 001C 00F0
04A6 0970 0000 0000 0060
04A7 4809 0C40 0630 00F0
04A8 4809 0000 0E30 00F0
04A9 4809 E0C1 0C10 00F0
04AA 0000 0000 0000 0030
04AB 4809 E000 9C70 00F0
04AC 0000 0000 0030 0020
04AD 4809 E0C1 1000 00F0
04AE 4809 EC5C 1000 00F0
04AF 098C 0000 0000 0060
04B0 4809 E0C1 2000 00F0
04B1 0000 0000 0630 0020
04B2 4809 C0C3 AC00 00F0
04B3 4809 E000 9030 00F0
04B4 4809 E0C1 1000 00F0
04B5 4809 0F45 0B70 00F0
04B6 4809 EC5C 1070 20F0
04B7 4809 0F40 8070 40F0
04B8 0000 0000 0030 0010
04B9 4809 0C47 0C70 00F0
04BA 4809 E001 9C30 00F0
04BB 0000 0000 0000 0020
04BC 4809 E0DE 1B30 00F0
04BD 4809 0C41 0B30 00F0
04BE 4809 0C40 8B30 00F0
04BF 4809 E0C1 9070 00F0
04C0 4809 0C52 0C70 00F0
04C1 0000 0000 0030 0030
04C2 6000 0000 0030 00F0
04C3 4A3C 0000 0070 0040
04C4 4809 0000 0080 00F0
04C5 48C9 0000 0000 00F0
04C6 4820 0000 0070 00F0

04C7 4809 0700 1000 00F0
04C8 0000 0000 0070 0020
04C9 2809 0000 0070 00F0
04CA 098C 0000 0070 0040
04CB 4809 0C52 0030 00F0
04CC 5400 0C4C 0000 00FF
04CD 4A49 0000 0000 00FF
04CE 4C0B 0000 2000 00F0
04CF 48C9 0000 2000 00F0
04D0 4809 0C40 0070 00F0
04D1 4C09 0C5E 0B30 00F0
04D2 2819 0000 0070 00F0
04D3 09AC 0000 0000 0040
04D4 48C9 0000 0000 00F0
04D5 5C09 EC40 1000 00F0
04D6 4809 0000 A000 40FF
04D7 1000 0000 0070 0000

MRPT:
AMPCR = A2
ASR
DMAR = BR2
EMULIN - 1 = CPCR
R = MIR
A2 = B
A3 L = BR2
COMP 0 = SAR
A3 R = A3
16 = SAR
A1 L = A3
A3 OR B = A3
EMULOUT - 1 = CPCR
A3 L = A2
COMP 16 = SAR
A2 R = A2
A3 R = A3
A3 L = A3
DMAR + 1 = B
A3 OR B = A3; ASR
DMAR R = B; CEAR
B = SAR
B + 1 L = PRI
A3 C = A3
16 = SAR
A3 - 1 = A3; B
B L = B
B R = B
A3 C = A3
R EQU 0
COMP 0 = SAR
IF FALSE THEN STEP ELSE SKIP
MRPT - 1 = MPCR
A2 = AMPCR
STEP
JUMP

MULT:
C = A3
16 = SAR
IF LC1 THEN SET LC1; SKIP
SREG - 1 = MPCR
CEQL B
IF FALSE THEN A2 XOR B; STEP ELSE JUMP
A2; IF M5T THEN SET LC2; FLAG FOR NEG PRODUCT
IF M5T THEN NOT A2 = A2; STEP ELSE SKIP
A2 + 1 = A2
IF M5T THEN 0 - B = B; COMPLEMENT E
IF LC1 THEN SKIP
RREG - 1 = MPCR
A2
IF LST THEN A3 + B = A3
A2 R = A2; CSAR
1 = SAR

% PAGE ADDRESSING IS ALLOWED
% SAVE RETURN IN A2
% BR1 = BR2
% B = (BR1)
% TRANSFER B TO MIR
% STORE AMPCR IN B
% LHM OF A3 INTO BR2
% ZERO OUT LHM OF A3
% STORE AMPCR IN LHM OF A3
% STORE AMPCR IN UHM OF A2
% RETURN AMPCR TO LHM OF A2
% ZERO LHM OF A3
% INCREMENT ADDRESS DESTINATION
% STORE DESTINATION ADDR IN LHM OF A3
% INCREMENT ORIGIN
% SHIFT COUNT TO LHM OF A3
% DECREMENT COUNTER
% ISOLATE COUNTER IN LHM OF R
% RESTORE A3
% THIS ROUTINE WILL MULTIPLY 2 VALUES.
% THE OPERANDS MUST BE PASSED BY A2 AND B0171600
% LC1 MUST BE SET IF 32 BIT NUMBERS ARE
% PASSED. PRODUCT IS RETURNED IN A3.
% HOLDS PARTIAL PRODUCT
% DOUBLE PACK SINGLE REG VALUES
% CHECK FOR NEG PROD
% FLAG FOR NEG PRODUCT
% STEP ELSE SKIP
% TWO'S COMPLEMENT
% BRING B TO THE ADDER
% COMPLEMENT E
% RESTORE SINGLE REG TO LS WORDS
% BRING A2 TO THE ADDER
% SHIFT OFF LS BIT OF A2

```

```

0408 4809 0C41 0870 C0F0
0409 4809 C000 0030 C0F0
04DA 4809 C012 0030 00F0
04DB 4819 00C0 00C0 00F0
04DC 4D3C 00C0 00C0 0040
04DD 3C00 E0E2 1000 00F0
04DE 4809 E0C3 1000 C0F0
04DF 4820 00C3 0030 00F0
04E0 4809 0C41 0870 C0F0
04E1 4809 C061 2030 00F0
04E2 4C40 0000 0000 C040
04E3 4809 C0C3 A03C 00F0
04E4 4809 0C40 883C 00F0
04E5 4D3C 0000 0000 C04C

04E6 0980 0000 0030 C060
04E7 4809 0540 0870 C0F0
04E8 0CE0 0000 0030 00C0
04E9 4809 2C41 0C3C 00F0
04EA 0080 0000 003C 0080
04EB 09C0 0000 0030 C040

04ED 09D0 0000 0030 0060
04EE 4809 0540 0870 C0F0
04EF 0CE0 0000 0030 00C0
04F0 4809 2C41 0C3C 00F0
04F1 0100 0000 003C 0080
04F2 09E0 0000 0030 0040

04F2 3800 00C0 0030 00F0
04F3 4809 0C5E 083C 00F0
04F4 4809 C000 0030 C0F0
04F5 48C9 0000 0000 00F0
04F6 4809 CC4C 0C3C 00F0
04F7 4808 0000 0030 00F0
04F8 09FC 0000 0000 C040
04F9 4809 0000 0030 00F0
04FA 4809 0C40 0030 C0F0
04FB 4808 0000 0000 C0F0
04FC 0A0C 0000 0030 004C
04FD 2808 0000 0030 00F0
04FE 0A1C 0000 0000 0040
04FF 0A2C 0000 0030 0040
0500 2808 0000 0030 00F0
0501 0A3C 0000 0030 004C

```

```

R L = B
A2
A2 EOL 0
IF TRUE THEN SKIP
MULTI - 1 = MPCR
IF LC2 THEN NOT A3 = A3 STEP ELSE JUMP
A3 + 1 = A3
JUMP
B L = B
A2 L = A2
CHUL - 1 = MPCR
A2 R = A2
B R = B
MULTI - 1 = MPCR

SREG:
RREG:

NOTIMP:

SAVEREG - 1 = CPCR
AMPCR = B
ERRORLIST = AMPCR
LIT + 0 L = BR1
B = LIT; COMP 0 = SAR
PRIERR - 1 = MPCR

OVERFLOW:
SAVEREG - 1 = CPCR
AMPCR = B
ERRORLIST = AMPCR
LIT + 0 L = BR1
B = LIT; COMP 0 = SAR
PRIERR - 1 = MPCR

CHECKOV:
***** OVERFLOW BIT SETTING *****
THIS ROUTINE WILL SET THE OVERFLOW BIT
IF REQUIRED, OTHERWISE CLEAR IT
A2 HOLDS "X", B HOLDS "Y", AND MR
HOLDS THE ALG SUM (IN MS WORDS)
IF LC2 IS SET, IT IMPLIES A NEGATIVE
IF LC2 THEN STEP ELSE SKIP % TEST FOR A SUBTRACTION OP CODE
C - B = E
A2
IF MST THEN SET LC1
A2 XOR B
IF MST THEN STEP ELSE SKIP
CLEAROV - 1 = MPCR
BHI
B
IF MST THEN STEP ELSE SKIP % CHECK FOR NEG SUM
SNEG - 1 = MPCR
IF LC1 THEN STEP ELSE SKIP
SETOVBIT - 1 = MPCR % POS SUM, LIKE SIGNS, NEG X
CLEAROV - 1 = MPCR % POS SUM, LIKE SIGNS, POS X
IF LC1 THEN STEP ELSE SKIP
CLEAROV - 1 = MPCR % NEG SUM, LIKE SIGNS, NEG X, LIKE SIGNS

```

```

01738000 0
01739000 0
01740000 0
01741000 0
01742000 0
01743000 0
01744000 0
01745000 0
01746000 0
01747000 0
01748000 0
01749000 0
01750000 0
01751000 0
01752000 0
01753000 0
01754000 0
01755000 0
01756000 0
01757000 0
01758000 0
01759000 0
01760000 0
01761000 0
01762000 0
01763000 0
01764000 0
01765000 0
01766000 0
01767000 0
01768000 0
01769000 0
01770000 0
01771000 0
01772000 0
01773000 0
01774000 0
01775000 0
01776000 0
01777000 0
01778000 0
01779000 0
01780000 0
01781000 0
01782000 0
01783000 0
01784000 0
01785000 0
01786000 0
01787000 0
01788000 0
01789000 0
01790000 0
01791000 0
01792000 0
01793000 0
01794000 0
01795000 0
01796000 0
01797000 0

```



```

0528 4809 2043 001C 00FF
0529 0100 0000 0000 00E0
052A 4809 2052 0000 00F0
052B 0200 0000 0000 00E0
052C 5819 0000 0000 00F0
052D 4809 20C1 0000 00F0
052E 4809 20C3 001C 00F0
052F 0100 0000 0000 00E0
0530 4820 40C1 0000 00E0

0531 4809 0640 0050 00F0
0532 4809 20C3 001C 00F0
0533 0260 0000 0000 00E0
0534 2F30 0000 0000 00E0
0535 4809 0640 4030 00F0
0536 4809 0F45 001C 00F0
0537 2F30 0000 0000 00E0
0538 4809 0640 2000 00F0
0539 4809 0F45 001C 00F0
053A 2F30 0000 0000 00E0
053B 4809 0640 1000 00F0
053C 4809 20C3 001C 00F0
053D 2F30 0000 0000 00E0
053E 4809 0640 0030 00F0
053F 4809 0640 0040 00F0
0540 4809 0000 0000 00E0
0541 4820 0000 0000 00E0

0542 4809 0640 0050 00F0
0543 4809 2000 001C 00F0
0544 0200 0000 0000 00E0
0545 2F30 0000 0000 00E0
0546 4809 0640 0050 00F0
0547 4809 20C1 2000 00F0
0548 0020 0000 0000 00E0
0549 4809 0000 0000 00E0
054A 4809 0101 2000 00F0
054B 4809 0000 1000 00F0
054C 4809 0000 0000 00E0
054D 4809 0001 4000 00F0
054E 4809 0000 0000 00E0
054F 4809 0000 0000 00E0
0550 0000 0000 0000 00E0
0551 4000 0000 0000 00E0
0552 4809 0000 0000 00E0
0553 0000 0000 0000 00E0
0554 4809 0001 4000 00F0
0555 4809 0000 8000 00F0
0556 4809 0000 4000 00F0
0557 4809 0000 0000 00E0
0558 4809 0000 0000 00E0
0559 483F 0000 0000 00E0

```

```

STACK2: LIT + B = MAR2
16 = LIT
LIT EOL B
32 = LIT
IF TRUE THEN SKIP
A1 C = A1 / JUMP
LIT = MAR2
16 = LIT
A1 C = A1 / JUMP

```

```

RESREG:
AMPCR = MIR
LIT + 1 = MAR2
WORKSPACE = LIT
EINPUT - 1 = CPCR
B = A1
BVAR + 1 = MAR2
EINPUT - 1 = CPCR
B = A2
BVAR + 1 = MAR2
EINPUT - 1 = CPCR
R = A3
LIT = MAR2
EINPUT - 1 = CPCR
R = MIR,BMI
B = AMPCR,BMI
STEP
JUMP

```

```

RESTPSW:
AMPCR = MIR
LIT = MAR2
PSW = LIT
EINPUT - 1 = CPCR
B = MIR,BMI
A1 L = A2
COMP 16 = SAR, 2 = LIT
A2 R = A2
A2 + LIT L = A2
A2 OR B = A3
A1 R = A1
A1 L = A1, BMI
A1 OR B = A1
A1 AND 9011 = A1
IFETCH - 1 = CPCR
B = MIR
A1 R = A1
16 = SAR
A1 L = A1
A3 R = B
A1 OR B = A1, BMI
A3 = AMPCR
STEP
RETN

```

```

*
* THIS ROUTINE RESTORES THE REGISTERS
* OF THE LU IN WORKSPACE
* SAVE RETURN IN MIR
* MAR2 = WORKSPACE + 1
*
* RESTORE A1
* INCREMENT WORKSPACE ADDR
*
* RESTORE A2
* INCREMENT WORKSPACE ADDR
*
* RESTORE A3
* SELECT WORKSPACE BASE ADDR
*
* SWAP B AND MIR
* RESTORE AMPCR AND B
*
*
* THIS ROUTINE WILL PLACE THE CONTENTS
* OF PSW INTO THE PAR, THEN RESTORE
* THE PAR TO (PAR) + 2,
* SAVE RETURN ADDR TO OPCODE IN MIR
* ADDRESS OF PSW
*
* (PSW) INTO B
* (PSW) INTO MIR, RETURN ADDR INTO 9
* PAR INTO A2
*
* RIGHT JUSTIFY (PAR)
* (PAR) + 2 = A2
* (PAR)+2/RETURN ADDR = A3
* CLEAR PAR
*
* (PSW) INTO PAR
* CLEAR BIASED FETCH BIT
* INSTRUCTION AT Y INTO B
*
* CLEAR PAR
*
* (PAR) + 2 = F
*
* RESTORE RETURN ADDR, INSTR IN B
*
*

```

```

01858000 D
01859000 D
01860000 D
01861000 D
01862000 D
01863000 D
01864000 C
01865000 D
01866000 D
01867000 D
01868000 D
01869000 C
01870000 D
01871000 D
01872000 D
01873000 D
01874000 D
01875000 D
01876000 D
01877000 D
01878000 D
01879000 D
01880000 D
01881000 D
01882000 D
01883000 C
01884000 C
01885000 D
01886000 D
01887000 D
01888000 D
01889000 C
01890000 D
01891000 D
01892000 D
01893000 C
01894000 C
01895000 D
01896000 D
01897000 D
01898000 D
01899000 D
01900000 D
01901000 D
01902000 D
01903000 D
01904000 D
01905000 D
01906000 D
01907000 D
01908000 D
01909000 D
01910000 D
01911000 D
01912000 D
01913000 D
01914000 D
01915000 D
01916000 D
01917000 D

```



```

0581 0820 0000 0030 0040
DAMI - 1 = MPCR
01978000 D
01979000 D
01980000 D
01981000 D
01982000 D
01983000 D
01984000 D
01985000 D
01986000 D
01987000 D
01988000 D
01989000 D
01990000 D
01991000 D
01992000 C
01993000 C
01994000 D
01995000 D
01996000 C
01997000 D
01998000 D
01999000 D
02000000 C
02001000 D
02002000 D
02003000 D
02004000 D
02005000 D
02006000 D
02007000 D
02008000 C
02009000 D
02010000 D
02011000 D
02012000 C
02013000 D
02014000 C
02015000 D
02016000 D
02017000 D
02018000 D
02019000 C
02020000 D
02021000 D
02022000 D
02023000 D
02024000 D
02025000 D
02026000 D
02027000 D
02028000 D
02029000 D
02030000 D
02031000 D
02032000 C
02033000 D
02034000 D
02035000 D
02036000 D
02037000 D
01978000 D
01979000 D
01980000 D
01981000 D
01982000 D
01983000 D
01984000 D
01985000 D
01986000 D
01987000 D
01988000 D
01989000 D
01990000 D
01991000 D
01992000 C
01993000 C
01994000 D
01995000 D
01996000 C
01997000 D
01998000 D
01999000 D
02000000 C
02001000 D
02002000 D
02003000 D
02004000 D
02005000 D
02006000 D
02007000 D
02008000 C
02009000 D
02010000 D
02011000 D
02012000 C
02013000 D
02014000 C
02015000 D
02016000 D
02017000 D
02018000 D
02019000 C
02020000 D
02021000 D
02022000 D
02023000 D
02024000 D
02025000 D
02026000 D
02027000 D
02028000 D
02029000 D
02030000 D
02031000 D
02032000 C
02033000 D
02034000 D
02035000 D
02036000 D
02037000 D
* OTHERWISE, M = 11,13,15,17 PERFORM
* DIRECT ADDRESSING WITH INDEXING (R(M))
*
* THIS ROUTINE RETURNS Y IN B
* AND JUMPS TO CALLING ROUTINE
* OF RXHFIELD
* RESTORE RETURN ADDR FROM RXHFIELD
* B HAS Y
* CLEAR BYTE BIT, LC2=0; MSBYTE OF Y
* RETURN TO CALLING ROUTINE OF RXHFIELD
*
* THIS ROUTINE FORMS Y = Y + (R(M))
* RETURNS Y IN B
* GET NEXT ADDRESS
* A2 HAS "Y"
* RETRIEVE RELATIVE REG. NO.
* MASK
* SELECT REG. STACK TO BE USED
* COMPUTED ACTUAL LOCATION IN MAR2
* B HAS (R(M))
* STEP ELSE SKIP
* CHECK FOR BYTE INSTRUCTION
* B HAS Y
* RESTORE RETURN ADDR FROM RXHFIELD
*
* RETURN TO CALLING ROUTINE OF RXHFIELD
*
* THIS ROUTINE IS CALLED IF M=10,12,14,16
* LOAD ADDR OF SR#2 REGISTER INTO MAR2
*
* READ SR#2 INTO B TO USE ERM ROUTINES
*
* LIT; SKIP * TEST IF M = 10
* JUMP TO SR#2 "M" FIELD ROUTINE
*
* TEST IF M = 14
*
* DEFAULTS TO M = 16
*
* THIS ROUTINE WILL REMOVE THE "M" FIELD
* FROM SR#2 AND CALL THE APPROPRIATE
* INDIRECT ADDRESSING ROUTINE
* ISOLATE "M" FIELD = 10
*
* B CONTAINS STATUS REC 2
*
* JUMP TO TEST CONTENTS ROUTINE
*
* THIS ROUTINE WILL REMOVE THE "M" FIELD

```

DAMI1:

DAMI2:

INDIR:

SRM10:

SRM12:

```

0547 4809 18C1 A030 00F0
0548 9000 0000 0030 0020
0549 4809 CC56 8B30 00F0
054A 2000 00C0 0000 0010
054B 06A0 00C0 0030 0040

05AC 4809 18C1 A030 00F0
05AD 3000 00C0 0030 0020
05AE 4809 CC56 8B30 00F0
05AF 9000 00C0 0030 0010
05B0 06B0 00C0 0030 0040

05B1 4809 18C1 A030 00F0
05B2 1C00 00C0 0000 0020
05B3 4809 CC56 8B30 00F0
05B4 A000 00C0 0030 0010
05B5 06C0 0000 0030 0040

05B6 4809 2CE5 0030 00F0
05B7 0010 00C0 0000 00E0
05B8 7419 2C52 0030 00F0
05B9 586C 0000 0030 0040
05BA 0020 00C0 0030 00E0
05BB 5819 00C0 0030 00F0
05BC 401C 00C0 0030 0040
05BD 4100 00C0 0030 0040

05BE 4809 0000 0030 24F0
05BF 4809 0C40 0030 00FC
05C0 4809 0640 08D0 00F0
05C1 4809 2000 0030 00F0
05C2 0260 0000 0030 00E0
05C3 2F50 00C0 0030 0060
05C4 4809 0F46 0030 00F0
05C5 4809 A0C0 0030 00F0
05C6 2F50 00C0 0000 0060
05C7 4809 0F46 0030 00F0
05C8 4809 C000 0030 00F0
05C9 2F50 00C0 0030 0060
05CA 4809 0F46 0030 00F0
05CB 4809 E000 0030 00F0
05CC 2F50 00C0 0030 0060
05CD 4809 0C40 0030 00FC
05CE 4809 00C0 0030 00FC

02038000 D
02039000 D
02040000 D
02041000 D
02042000 D
02043000 D
02044000 D
02045000 D
02046000 D
02047000 D
02048000 D
02049000 D
02050000 D
02051000 D
02052000 D
02053000 D
02054000 D
02055000 D
02056000 D
02057000 D
02058000 D
02059000 D
02060000 D
02061000 D
02062000 D
02063000 D
02064000 D
02065000 D
02066000 D
02067000 D
02068000 D
02069000 D
02070000 D
02071000 D
02072000 D
02073000 D
02074000 D
02075000 D
02076000 D
02077000 D
02078000 D
02079000 D
02080000 D
02081000 D
02082000 D
02083000 D
02084000 D
02085000 D
02086000 D
02087000 D
02088000 D
02089000 D
02090000 D
02091000 D
02092000 D
02093000 D
02094000 D
02095000 D
02096000 D
02097000 D

% INDIRECT ADDRESSING ROUTINE
% FROM SRM2 AND CALL THE APPROPRIATE
% ISOLATE :M: FIELD = 12
%
% B CONTAINS STATUS REG 2
% P CONTAINS CONTENTS OF :P: FIELD
% JUMP TO TEST CONTENTS ROUTINE
%
% THIS ROUTINE WILL REMOVE THE :M: FIELD
% FROM SRM2 AND CALL THE APPROPRIATE
% INDIRECT ADDRESSING ROUTINE
% ISOLATE :M: FIELD = 14
%
% B CONTAINS STATUS REG 2
% P CONTAINS CONTENTS OF :P: FIELD
% JUMP TO TEST CONTENTS ROUTINE
%
% THIS ROUTINE WILL REMOVE THE :M: FIELD
% FROM SRM2 AND CALL THE APPROPRIATE
% INDIRECT ADDRESSING ROUTINE
% ISOLATE :M: FIELD = 16
%
% B CONTAINS STATUS REG 2
% P CONTAINS CONTENTS OF :P: FIELD
% JUMP TO TEST CONTENTS ROUTINE
%
% THIS ROUTINE ANALYSES THE :K: FIELD
% CONTENTS M = 0,1,2,3
%
LIT GEO B
1 = LIT
IF FALSE THEN LIT EOL B; SKIP % TEST CONTENTS OF *M*(0 OR 1)
% DIRECT ADDRESSING WITH INDEXING
2 = LIT
IF TRUE THEN SKIP
% JUMP TO INDIRECT ADDR WITH INDEXING
IAND1 - 1 = MPCR
% INDIRECT ADDR WITHOUT INDEXING
IAND0 - 1 = MPCR
%
% ***** END RX FORMAT ROUTINES *****
%
% THIS ROUTINE SAVES LOGIC UNIT'S REG.
% REFERENCE RR2/MAR
% STORE B IN MIR
% SAVE RETURN IN B
%
% WRITE B INTO WORKSPACE
%
% WRITE A1 INTO WORKSPACE + 1
%
% WRITE A2 INTO WORKSPACE + 2
%
% WRITE A3 INTO WORKSPACE + 3
%
% RESTORE ADDRESS
%
STEP
SAVEREG:
ASE
B = MIR
AMPCR = B
LIT = MAR2
WORKSPACE = LIT
FOURPUT - 1 = CPCR
EMAR + 1 = MAR2
A1 = MIR
EOUTPUT - 1 = CPCR
EMAR + 1 = MAR2
A2 = MIR
EOUTPUT - 1 = CPCR
EMAR + 1 = MAR2
A3 = MIR
EOUTPUT - 1 = CPCR
B = AMPCR

```

```

05CF 482E C000 C000 C0F0
05D0 4809 2001 0800 C0F0
05D1 0020 0000 0070 C0A0
05D2 4809 2052 0080 00FC
05D3 0010 0000 0000 00E0
05D4 2F70 0000 0000 0060
05D5 4809 0000 0000 00FC
05D6 0800 0000 0070 00A0

05D7 4809 2001 0080 00F0
05D8 0020 0000 0000 C0A0
05D9 2F70 0000 0070 0060
05DA 5060 0000 0090 0040
05DB 4809 0C40 0080 C0FC
05DC 4809 2000 0010 00F0
05DD 0240 0000 0030 00E0
05DE 2F50 0000 0020 0060
05DF 4809 2000 0010 00F0
05E0 0220 0000 0000 00E0
05E1 2F30 0000 0000 C060
05E2 4809 0C40 0030 00FC
05E3 480E 0000 0000 00F0
05E4 27E0 0000 0000 C060
05E5 0600 0000 0070 00A0

05E6 4809 0640 2020 00F0
05E7 4809 2000 0030 C0F0
05E8 0590 0000 0070 00E0
05E9 4809 2000 0010 C0FC
05EA 3220 0000 0070 0080
05EB 2F30 0000 0000 0060
05EC 4809 0C41 0030 00FC
05ED 4809 0000 0000 00F0
05EE 0070 0000 0030 00A0
05EF 4809 0C40 0070 00F0
05F0 4C19 2001 0F00 00F0
05F1 4809 0001 0F00 00FC
05F2 4809 0C40 0030 00F0
05F3 4809 2000 0000 00E0
05F4 0210 0000 0000 0060
05F5 2F70 0000 0070 C0A0
05F6 5E60 0000 0070 C0A0
05F7 4809 0000 0000 00F0
05F8 4809 0000 0000 00F0
05F9 4820 0000 0000 00F0

JUMP
%
%
% THIS ROUTINE STARTS THE EXTERNAL
% CLOCK OF THE IOP.
LIT L = B % PUT FUNCTION 2 INTO B
2 = LIT; COMP 16 = SAR % PUT START CLOCK FUNCTION INTO MIR
LIT OR B = MIR
1 = LIT
EXTIO - 1 = CPCR
STEP
OPCODE - 1 = MPCR
%
%
% THIS ROUTINE SAMPLES THE EXTERNAL
% CLOCK OF THE IOP AND INSERTS THE TIME
% INTO CLOCKTIME IN S-MEMORY AND CALLS
% THE LOADER.
% STORE FUNCTION IN MIR
% CALL IOP
% START EXECUTION
%
%
% THIS ROUTINE WILL PRINTOUT THE CONTENTS
% OF PRINTBUFF TO THE CRT OR PTR
% A2, MIR, AND B ARE USED IN THIS ROUTINE
% SAVE AMPCR
% PUT ADDRESS OF PRINTBUFF IN MIR
% ADDR OF SR02 INTO MAR2
% SR02 INTO B
% EXAMINE 2ND MS BIT OF SR02
% BRING B TO THE ADDR
% PRINT FUNCTION
% PRINTER FUNCTION
% MIR CONTAINS 1/PRINTBUFF OR 7/PRINTBUFF02148C00 D
% 33 INTO B
% WRITE TO CRT/PTR 33 WORDS IN PBUFF
% REPEAT EXTIO, I/O NOT COMPLETE
% RESTORE AMPCR
% REQUIRED BETWEEN 2 TYPE II INSTRUCTIONS
%
%
WRITEBUFF:
BDOUT:
LIT = MIR
PRINTBUFF = LIT
LIT = MAR2
STATUS2 = LIT; COMP 1 = SAR
FINPUT - 1 = CPCR
B L = B
COMP 16 = SAR; 7 = LIT
B
IF MST THEN LIT L = EBIT SKIP % CRT FUNCTION
1 L = GBI
B = MIR
LIT = B
33 = LIT
EXTIO - 1 = CPCR
BDOUT - 1 = MPCR
A2 = AMPCR
STEP
JUMP

```

```

05FA 4809 E003 A00C 00F0
05FB 0000 0000 0000 0010
05FC 4809 C155 2030 00F0
05FD 0030 0003 0000 00EC
05FE 482D 0003 0000 00F0

XFCODE: A3 R = A2
          B = SAR
          A2 AND LIT = A2
          J = LIT
          JUMP

* * * * * FECH ROUTINES * * * * *
BKTCMP:
          A2 = MIR
          ASE
          BMAR R = A2
          B = SAR; BKPT = LIT
          LIT = MAR2
          MR2; IF RDC
          WHEN RDC THEN BEK
          A2 EOL R
          IF TRUE THEN STEP ELSE SKIP
          WAIT
          A2 L = BR2
          COMP 8 = SAR
          BHI
          B = A2; IF LCI THEN STEP ELSE SKIP
          BKPTOUT - 1 = MPCR
          BKPTIN - 1 = MPCR

          A1 R = B; IF LCI
          B
          IF LST THEN STEP ELSE SKIP
          PAGING - 1 = MPCR
          PAGEIN: A1 R = B
                   B
                   B
          IF LST THEN STEP ELSE SKIP
          BKTCMP - 1 = MPCR
          BKPTIN: ASE
                   PHAR R = MAR2
                   B = SAR
                   MR2; BEK; IF RDC
                   WHEN RDC THEN 0
                   JUMP

          EMULIN:
          2809 A000 8B30 00F0
          2810 A000 0000 0070 0020
          2811 4809 0C40 0070 00F0
          2812 5808 0003 0C30 00F0
          2813 0C00 0003 0C30 0040
          2814 4809 ACC0 8B80 00F0
          2815 8000 0003 0C30 0020
          2816 4809 CC40 0C70 00F0
          2817 5808 0000 0000 00F0
          2818 5FCC 0000 0000 0040
          2819 4809 0000 0000 24F0
          281A 4809 0F40 801C 00F0
          281B 0000 0000 0C70 0010
          281C 4809 0003 0C0C 00FC
          281D AC08 0003 0000 00F0
          281E 482D 0003 0000 00F0

          EMULOUT:
          02158000 D
          02159000 D
          02160000 D
          02161000 D
          02162000 D
          02163000 D
          02164000 D
          02165000 D
          02166000 D
          02167000 D
          02168000 D
          02169000 C
          02170000 D
          02171000 D
          02172000 C
          02173000 D
          02174000 D
          02175000 C
          02176000 D
          02177000 D
          02178000 D
          02179000 D
          02180000 D
          02181000 D
          02182000 D
          02183000 D
          02184000 D
          02185000 D
          02186000 D
          02187000 D
          02188000 D
          02189000 D
          02190000 D
          02191000 C
          02192000 C
          02193000 D
          02194000 D
          02195000 C
          02196000 D
          02197000 D
          02198000 D
          02199000 D
          02200000 C
          02201000 D
          02202000 D
          02203000 C
          02204000 D
          02205000 D
          02206000 D
          02207000 D
          02208000 D
          02209000 D
          02210000 D
          02211000 D
          02212000 D
          02213000 D
          02214000 D
          02215000 D
          02216000 D
          02217000 D

          * THIS ROUTINE WILL EXAMINE THE "F" CODE
          * OF AN INSTRUCTION IN B AND RETURN THE
          * "F" CODE IN LS 2 BITS OF A2

          * * * * * FECH ROUTINES * * * * *
          * BKPT STATUS LIT HAS BEEN SET IN SRB1
          * BR1 CONTAINS THE ADDRESS TO BE MATCHED
          * BR2 CONTAINS THE DIRECT ADDRESS
          * A1, A2, A3, MPCR MUST BE SAVED TO BE USED
          * SAVE A2 IN MIR
          * REFERENCE BR2/MAR
          * SAVE BR2 IN A2

          * BREAKPOINT LOCATION IN MAR2
          * PERFORM READ OF PKPT
          * E CONTAINS BREAKPOINT
          * ER2 EQUAL PKPT
          * IF ADDRESSES MATCH STOP EXECUTION
          * RESTORE ER2
          * RESTORE A2 TO ORIG. CONTINIS
          * STEP ELSE SKIP
          * CALLING ROUTINE CHECK
          * RETURN TO EMULOUT
          * RETURN TO EMULIN

          * THIS ROUTINE READS FROM MEMORY AFTER
          * CHECKING THE PAGING AND BREAKPOINT BITS
          * IN SRB1. BR2 CONTAINS THE ADDRESS TO
          * BE READ FROM.

          * SEND B TO THE ADDR
          * TEST PAGING BIT
          * JUMP IF PAGING BIT SET

          * SEND B TO THE ADDR
          * TEST BREAKPOINT BIT
          * JUMP TO EPT ANALYSIS ROUTINE
          * REFERENCE MAR2
          * SET UP MAR2 WITH ADDRESS

          * READ IN PRESENT ADDRESS INTO B

          * * * * *
          * THIS ROUTINE WRITES OUT INTO MEMORY
          * AFTER CHECKING THE PAGING BIT (BIT 22)
          * AND THE BREAKPOINT BITS (BITS 21-20) IN
          * THE SRB1 PORTION OF THE FSM. BR2
          * CONTAINS THE ADDRESS TO BE WRITTEN
          * INTO AND MIR CONTAINS THE INFO TO BE
          * WRITTEN.

```

```

061F 49C9 0000 0030 00F0
0620 4809 0000 0030 00F0
0621 4809 CC40 2070 00F0
0622 4809 A0C0 8000 00F0
0623 A000 0000 0030 0020
0624 4809 CC40 0070 00F0
0625 5808 0000 0030 00F0
0626 9C1C 0000 0070 004C
0627 4809 A0C0 8000 00FC
0628 9C00 0000 0070 0020
0629 4809 CC40 0030 00F0
062A 5808 0000 0070 00FC
062B 5FFC 0000 0030 0040
062C 4809 0000 0030 24FC
062D 4809 0F43 801C 00FC
062E 0000 0000 0030 0010
062F 4809 C000 0030 00F0
0630 9809 0000 0070 1CFC
0631 9C08 0000 0030 00F0
0632 2809 0000 0030 00FC
0633 3820 0000 0030 00FC

0634 3809 0540 2030 00FC
0635 3809 2000 001C 00FC
0636 022C 0000 0030 00E0
0637 2F30 0000 0030 0060
0638 3809 0C40 0030 00FC
0639 4809 0000 0030 00FC
063A 27EC 0000 0070 0060
063B 3809 A001 0030 00FC
063C 0000 0000 0030 0020
063D 4809 0C40 8000 00FC
063E 4809 0C41 0010 00FC
063F 0000 0000 0030 0030
0640 50E0 0000 0030 0060
0641 4809 C0C0 0030 00FC
0642 4809 A001 2000 00FC
0643 0000 0000 0030 0020
0644 4809 C000 A030 00FC
0645 4809 C0C0 A030 00FC
0646 4809 C019 0030 00FC
0647 7429 A0C0 4000 00FC
0648 4809 0C40 0030 00FC
0649 4809 00C1 0000 00FC
064A 0000 0000 0030 0020
064B 4809 A0C0 C000 00FC
064C 0000 0000 0070 002C
064D 4809 A001 4000 00FC
064E 4809 AC5C 4000 00FC
064F 4820 0000 0030 00FC

IFETCH:
AMPCR = A2
LIT = MAR2
STATUS2 = LIT
EINPUT - 1 = CPCR
IF MST THEN STEP ELSE
  A1 L = 0
  DUMPREG - 1 = CPCR
  A1 L = 0
  COMP 16 = SAR
  B R = B
  B L = BR2
  COMP 8 = SAR
  EMULIN - 1 = CPCR
  A2 = AMPCR
  A1 L = A2
  A2 R = A2
  A2 + 1 R = A2
  A2 GTR C
  IF FALSE THEN A1 + 1 = A1 JUMP % NORMAL INCREMENT
  B = MIR
  I L = B
  COMP 10 = SAR
  A1 R = A1
  I5 = SAR
  A1 L = A1
  A1 OR B = A1,BMI
  JUMP

PAGING:
% FLAG USED TO IDENTIFY THIS ROUTINE
% TRANSFER MIR TO B
% TRANSFER B(MIR) TO A2
% SEND B TO THE ADDR
IF LST THEN STEP ELSE SKIP % CHECK IF PAGING SELECTED
PAGING - 1 = MPCR
% JUMP TO PAGING ROUTINE
PAGEOUT: A1 R = B
          21 = SAR
          B
IF LST THEN STEP ELSE SKIP
BKTCMP - 1 = MPCR
% REFERENCE MAR2
% MAR2 CONTAINS ADDRESS
BKPTOUT: ASE
          BMR R = MAR2
          6 = SAR
          A2 = MIR
          MW2 J IF SA1
          WHEN SA1 THEN 0 J STEP
          IF LCI
          JUMP

% THIS ROUTINE WILL FETCH AN INSTRUCTION
% AND ENABLE A TRACE OF ALL REGISTERS IF
% PRESELECTED VIA A TRACE CONTROL CARD
% STORE RETURN ADDRESS
% READ IN SR #2
% SR #2 TO THE ADDR
SKIP % TRACE IF TRUE
% JUMP TO REGISTER DUMPING ROUTINE
% ISOLATE ADDRESS IN PAR FIELD OF FSM
% INSERT ADDRESS INTO PR2
% PR2 IS FILLED FROM 2ND LSB OF SOURCE
% RETRIEVE INSTRUCTION AT ADDRESS IN BF2
% RESTORE RETURN ADDRESS
% ISOLATE PAR INTO A2
% TEST FOR UPPER MEMORY BOUNDARY
IF FALSE THEN A1 + 1 = A1 JUMP % NORMAL INCREMENT
% CREATE 1024 IN B
% CLEAR PAR
% RESTORE G AND SET PAR TO 1024
% THIS ROUTINE WILL CALCULATE AN ACTUAL
% ADDRESS WHEN PASSED A PAGE NUMBER
% REFERENCE AND AN OFFSET IN THE PR2 REG. C2276100 D
% AL#A2#A3,AMPCR MUST BE SAVED TO BE USED C2277100 D

```

```

0650 4809 00C1 0000 00F0
0651 3000 00C0 0030 0020
0652 4809 2046 0030 00F0
0653 00F0 00C0 0030 00E0
0654 4809 00C0 0030 24F0
0655 4809 0F42 8075 00F0
0656 00E0 00C0 0030 001C
0657 4809 0F43 801C 00F0
0658 0000 00C0 0030 0020
0659 4809 00C0 0030 00F0
065A 4809 0F40 2000 00F0
065B 4809 CC43 001C 00FC
065C 4809 C000 0000 00F0
065D AC08 00C0 0030 00F0
065E 4809 0C40 2000 00F0
065F 4809 1803 8030 00F0
0660 00C0 00C0 0030 0020
0661 280E 0000 0030 00FC
0662 4809 CC5C 203C 00F0
0663 4805 C000 0030 00F0
0664 3809 00C0 0070 1CFC
0665 9C08 00C0 0000 00F0
0666 4809 C156 2000 00F0
0667 00FC 00C0 0070 00E0
0668 4809 C0F0 0030 00F0
0669 4809 0C40 203C 00F0
066A 4809 6C5D 8010 00F0
066B 0000 00C0 0030 0020
066C 280E 0000 0030 00FC
066D 5260 0000 0030 004C
066E 5130 C000 0000 0040
066F 4809 A0C0 0000 00F0
0670 4808 00C0 0000 00F0
0671 5410 00C0 0070 006C
0672 5330 00C0 0070 006C
0673 2809 00C0 0030 00F0
0674 3809 00C0 0030 00F0
0675 4809 0C43 1000 00F0
0676 4809 0C43 AC00 00FC
0677 2000 00C0 0030 0010
0678 4809 C643 0010 00FC
0679 0C20 00C0 0070 00C0
067A 4809 0000 0070 00F0
067B 4824 00C0 0000 00F0
02278000 D
02279000 D
02280000 C
02281000 D
02282000 D
02283000 D
02284000 D
02285000 D
02286000 D
02287000 D
02288000 D
02289000 D
02290000 D
02291000 D
02292000 D
02293000 D
02294000 D
02295000 D
02296000 D
02297000 D
02298000 D
02299000 D
02300000 D
02301000 C
02302000 D
02303000 D
02304000 D
02305000 D
02306000 D
02307000 D
02308000 D
02309000 C
02310000 D
02311000 D
02312000 D
02313000 D
02314000 D
02315000 D
02316000 D
02317000 D
02318000 D
02319000 D
02320000 D
02321000 D
02322000 D
02323000 D
02324000 D
02325000 D
02326000 D
02327000 D
02328000 D
02329000 D
02330000 D
02331000 D
02332000 D
02333000 D
02334000 D
02335000 D
02336000 D
02337000 D
% GENERATE 512 IN B
% B NOW CONTAINS 768(ADDR OF PAGEREG)
% REFERENCE BR2
% SAVE MAR(OFFSET) IN COUNTER
% PUT BR2(PAGE ADDR REG NO.) IN MAR2
% SAVE A2 IN MIR
% USE A2 AS X-SELECT HOLDER FOR BMAR
% MAR2 CONTAINS THE BASE ADDRESS OF THE DESIRED PAGE ADDRESS REGISTER
% READ CONTENTS OF PAGE ADDR. REG.
% READ COMPLETELY STORE IN E
% SAVE PAGE ADDRESS REG CONTENTS IN A2
% SET PAGE MODIFICATION BIT (BIT 15)
STEP ELSE SKIP % STORE TO MEMORY, SET
% PAGE REFERENCED BIT IN PAGE ADDR REG
% FORM PAGE ADDRESS REG PLUS MOD. BIT
% SAVE RETURN IN B
% MODIFIED PAGE ADDR. REG. IN MIR
% WRITE OUT MODIFIED PAGE REG
% ISOLATE PAGE NUMBER
% MASK OFF LOWER 8 BITS
% RESTORE A2
% B HAS THE PAGE REG. CONTENTS
% BR2 CONTAINS DIRECT ADDRESS (PAGING
% COMPLETED)
STEP ELSE SKIP % ID CALLING ROUTINE
% RETURN TO EMULOUT
% RETURN TO EMULIN
%
%
%
% ***** OFCODE IMPLEMENTATION *****
% THIS ROUTINE WILL FETCH AN INSTRUCTION 02317000 D
% ANALYZE THE OPCODE(UPPER 6 BITS) AND 02318000 D
% SELECT THE CORRESPONDING ROUTINE FOR 02319000 D
% THE SELECTED OPERATION. 02320000 D
% AI TO THE ADDR 02321000 D
% EXAMINE REMOTE EXECUTE BIT 02322000 D
% GET THE NEXT INSTRUCTION 02323000 D
% CLEAR CONDITION BITS 02324000 D
% SAVE INSTRUCTION INTO A3 02327000 D
% PLACE THE 6 OPCODE BITS IN LOW ORDER 6 02328000 D
% BITS OF A2 02329000 D
% CREATE ADDRESS OF OPERATION ROUTINE EY 02330000 D
% BASE ADDRESS OF OPTABLE 02331000 D
% ADDING OFCODE VALUE TO OPTABLE BASE 02332000 D
% JUMP TO AMPCR + 1 02333000 D
%
%
% THE FOLLOWING 64 INSTRUCTIONS CORRES- 02336000 D
% POND TO EMULROUTINE CALLS TO THE 02337000 D

```

* UYK-20 INSTRUCTIONS BEING FULMATED.
 * A1 CONTAINS THE FSM
 * A2 SERVES AS A TEMPORARY REGISTER
 * FOR RETURNS, ETC.
 * F IS THE WORKING REGISTER
 * A3 CONTAINS THE INSTRUCTION

02338000 D
 02339000 D
 02340000 D
 02341000 D
 02342000 D
 02343000 D
 02344000 D
 02345000 D
 02346000 D
 02347000 D
 02348000 D
 02349000 D
 02350000 D
 02351000 D
 02352000 D
 02353000 D
 02354000 D
 02355000 D
 02356000 D
 02357000 D
 02358000 D
 02359000 D
 02360000 D
 02361000 D
 02362000 D
 02363000 D
 02364000 D
 02365000 D
 02366000 D
 02367000 D
 02368000 D
 02369000 D
 02370000 D
 02371000 D
 02372000 D
 02373000 D
 02374000 D
 02375000 D
 02376000 D
 02377000 D
 02378000 D
 02379000 D
 02380000 D
 02381000 D
 02382000 D
 02383000 D
 02384000 D
 02385000 D
 02386000 D
 02387000 D
 02388000 D
 02389000 D
 02390000 D
 02391000 D
 02392000 D
 02393000 D
 02394000 D
 02395000 D
 02396000 D
 02397000 D

OPC00E00 - 1 = MFCR
 OPC00E01 - 1 = MFCR
 OPC00E02 - 1 = MFCR
 OPC00E03 - 1 = MFCR
 OPC00E04 - 1 = MFCR
 OPC00E05 - 1 = MFCR
 OPC00E06 - 1 = MFCR
 OPC00E07 - 1 = MFCR
 OPC00E10 - 1 = MFCR
 OPC00E11 - 1 = MFCR
 OPC00E12 - 1 = MFCR
 OPC00E13 - 1 = MFCR
 OPC00E14 - 1 = MFCR
 OPC00E15 - 1 = MFCR
 OPC00E16 - 1 = MFCR
 OPC00E17 - 1 = MFCR
 OPC00E20 - 1 = MFCR
 OPC00E21 - 1 = MFCR
 OPC00E22 - 1 = MFCR
 OPC00E23 - 1 = MFCR
 OPC00E24 - 1 = MFCR
 OPC00E25 - 1 = MFCR
 OPC00E26 - 1 = MFCR
 OPC00E27 - 1 = MFCR
 OPC00E30 - 1 = MFCR
 OPC00E31 - 1 = MFCR
 OPC00E32 - 1 = MFCR
 OPC00E33 - 1 = MFCR
 OPC00E34 - 1 = MFCR
 OPC00E35 - 1 = MFCR
 OPC00E36 - 1 = MFCR
 OPC00E37 - 1 = MFCR
 OPC00E40 - 1 = MFCR
 OPC00E41 - 1 = MFCR
 OPC00E42 - 1 = MFCR
 OPC00E43 - 1 = MFCR
 OPC00E44 - 1 = MFCR
 OPC00E45 - 1 = MFCR
 OPC00E46 - 1 = MFCR
 OPC00E47 - 1 = MFCR
 OPC00E50 - 1 = MFCR
 OPC00E51 - 1 = MFCR
 OPC00E52 - 1 = MFCR
 OPC00E53 - 1 = MFCR
 OPC00E54 - 1 = MFCR
 OPC00E55 - 1 = MFCR
 OPC00E56 - 1 = MFCR
 OPC00E57 - 1 = MFCR
 OPC00E60 - 1 = MFCR
 OPC00E61 - 1 = MFCR
 OPC00E62 - 1 = MFCR
 OPC00E63 - 1 = MFCR
 OPC00E64 - 1 = MFCR
 OPC00E65 - 1 = MFCR

067C 0630 00C3 00C0 0040
 067D 0640 00C3 00C0 0040
 067E 0650 00C3 00C0 0040
 067F 0660 00C3 00C0 0040
 0680 0670 00C3 00C0 0040
 0681 0680 00C3 00C0 0040
 0682 0690 00C3 00C0 0040
 0683 06A0 00C3 00C0 0040
 0684 06B0 00C3 00C0 0040
 0685 06C0 00C3 00C0 0040
 0686 06D0 00C3 00C0 0040
 0687 06E0 00C3 00C0 0040
 0688 06F0 00C3 00C0 0040
 0689 0700 00C3 00C0 0040
 068A 0710 00C3 00C0 0040
 068B 0720 00C3 00C0 0040
 068C 0730 00C3 00C0 0040
 068D 0740 00C3 00C0 0040
 068E 0750 00C3 00C0 0040
 068F 0760 00C3 00C0 0040
 0690 0770 00C3 00C0 0040
 0691 0780 00C3 00C0 0040
 0692 0790 00C3 00C0 0040
 0693 07A0 00C3 00C0 0040
 0694 07B0 00C3 00C0 0040
 0695 07C0 00C3 00C0 0040
 0696 07D0 00C3 00C0 0040
 0697 07E0 00C3 00C0 0040
 0698 07F0 00C3 00C0 0040
 0699 0800 00C3 00C0 0040
 069A 0810 00C3 00C0 0040
 069B 0820 00C3 00C0 0040
 069C 0830 00C3 00C0 0040
 069D 0840 00C3 00C0 0040
 069E 0850 00C3 00C0 0040
 069F 0860 00C3 00C0 0040
 06A0 0870 00C3 00C0 0040
 06A1 0880 00C3 00C0 0040
 06A2 0890 00C3 00C0 0040
 06A3 08A0 00C3 00C0 0040
 06A4 08B0 00C3 00C0 0040
 06A5 08C0 00C3 00C0 0040
 06A6 08D0 00C3 00C0 0040
 06A7 08E0 00C3 00C0 0040
 06A8 08F0 00C3 00C0 0040
 06A9 0900 00C3 00C0 0040
 06AA 0910 00C3 00C0 0040
 06AB 0920 00C3 00C0 0040
 06AC 0930 00C3 00C0 0040
 06AD 0940 00C3 00C0 0040
 06AE 0950 00C3 00C0 0040
 06AF 0960 00C3 00C0 0040
 06B0 0970 00C3 00C0 0040
 06B1 0980 00C3 00C0 0040


```

060C 1080 0000 0000 0040
060D 1070 0000 0030 0040

060E 4809 2C55 0800 0060
060F 00F0 0000 0000 0060
0610 51CC 00C0 0000 0060

0611 2F30 0000 0000 0060
0612 4809 0C40 0030 00F0
0613 2000 0000 0030 0060
0614 4809 E0C0 9000 00F0
0615 80FC 0000 0000 0080
0616 4809 E155 0000 00FC
0617 51CC 0000 0000 0060

0618 2F50 0000 0000 0060
0619 66E0 0000 0000 0040

0620 4809 2C55 0800 0060
0621 00F0 0000 0000 0060
0622 51CC 0000 0000 0060

0623 2F30 0000 0000 0060
0624 4809 0C40 0010 00FC
0625 00FC 0000 0000 0030
0626 4809 0C40 0030 0060
0627 2000 0000 0000 0060
0628 4809 E0C0 8000 00FC
0629 80F0 0000 0000 0080
0630 4809 2C55 0800 00FC
0631 51CC 0000 0000 0060

0632 2F50 0000 0000 0060
0633 66E0 0000 0000 0040

0634 6330 0000 0000 0060
0635 4809 E0C1 1030 00FC
0636 00F0 0000 0000 0040
0637 4809 EC50 1000 00F0
0638 4809 0000 0000 00F0
0639 4809 E0C0 A000 00F0
0640 4809 C156 0010 00FC
0641 4809 0F52 0000 00FC
0642 5008 0000 0000 00F0
0643 5670 0000 0000 0060
0644 4809 E0F1 2000 00F0
0645 0000 0000 0000 0020
0646 4809 C000 A000 00FC
0647 4809 C040 0000 00FC
0648 2000 0000 0000 0060

```

OP010:

```

B AND LIT = B
A3 = LIT
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = MIR
SETCCA - 1 = CPCR
A3 R = A3
4 = SARJ 15 = LIT
A3 AND LIT = B
REGSTACK - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

```

OP011:

```

B AND LIT = B
A3 = LIT
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B L = BR2
COMP 0 = SAR
EXULIN - 1 = CPCR
B = MIR
SETCCA - 1 = CPCR
A3 R = B
4 = SARJ 15 = LIT
B AND LIT = B
REGSTACK - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

```

OP012:

```

IFETCH - 1 = CPCR
A3 L = A3
COMP 16 = SARJ 15 = LIT
A3 OR B = A3
C = MIR, BR2
A3 R = A2
A2 AND LIT = MAR2
B AND NEG 0
IF TRUE THEN STEP ELSE SKIP
RH - 1 = CPCR
A3 L = A2
COMP 16 = SAR
A2 R = A2, BHI
A2 + B = F, MIR
SETCCA - 1 = CPCR

```

```

024580C0 0
024590C0 0
024600C0 0
024610C0 0
024620C0 0
024630C0 0
024640C0 0
024650C0 0
024660C0 0
024670C0 0
024680C0 0
024690C0 0
02470000 0
024710C0 0
024720C0 0
024730C0 0
024740C0 0
024750C0 0
024760C0 0
024770C0 0
024780C0 0
024790C0 0
024800C0 0
024810C0 0
024820C0 0
024830C0 0
024840C0 0
024850C0 0
024860C0 0
024870C0 0
024880C0 0
024890C0 0
024900C0 0
024910C0 0
024920C0 0
024930C0 0
024940C0 0
024950C0 0
024960C0 0
024970C0 0
024980C0 0
024990C0 0
025000C0 0
025010C0 0
025020C0 0
025030C0 0
025040C0 0
025050C0 0
025060C0 0
025070C0 0
025080C0 0
025090C0 0
025100C0 0
025110C0 0
025120C0 0
025130C0 0
025140C0 0
025150C0 0
025160C0 0
025170C0 0

```

```

* RR TYPE INSTRUCTION
* CONTENTS OF R(M) STORED INTO R(A)
* SELECT LS 4 BITS OF R (*P* FIELD)
* SELECT REGISTER STACK TO BE USED
* ADDR OF GEN REG STACK RETURNED IN MAR2
* PUT CONTENTS OF R(M) IN B
* CONTENTS OF R(M) IN MIR
* ARITHMETIC CC SETTING (ENTER WITH B)
* OBTAIN *A* FIELD
* SELECT REGISTER STACK TO BE USED
* ADDR OF GEN REG STACK RETURNED IN MAR2
* CONTENTS OF R(M) INTO R(A)
* RI TYPE II, (Y*) INTO R(A)
* OBTAIN THE *M* FIELD
* SELECT REGISTER STACK TO BE USED
* ADDR OF GEN REG STACK RETURNED IN MAR2
* (R(M)) = *M* PUT INTO B
* SET UP ADDRESSES OF *M* IN ER2
* READ (Y*) INTO B
* (Y*) IN MIR
* ARITHMETIC CC SETTING (ENTER WITH B)
* EXTRACT *A* FIELD
* SELECT REGISTER STACK TO BE USED
* ADDR OF GEN REG STACK RETURNED IN MAR2
* WRITE OUT CONTENTS OF *M* INTO R(A)
* RK TYPE INSTRUCTION
* (Y) INTO R(A) IF M = 0 OR
* (Y) + (R(M)) = R(A) IF M = 0
* GET CONTENTS OF *Y* FIELD
* PREPARE A3 FOR STORAGE OF *Y* FIELD
* CLEAR MIR, BR2
* PLACE *M* FIELD IN LS 4 BITS OF A2
* PUT *M* FIELD INTO MAR
* CHECK IF *M* FIELD 0
* ANALYZE R(M) AND RETURN VALUE IN MIR
* ISOLATE *Y* INTO A2
* PUT *Y* INTO A2 AND (R(M)) INTO B
* *MIR* CONTAINS FUTURE CONTENTS OF R(A)
* ARITHMETIC CC SETTING (ENTER WITH B)

```

```

0708 4809 E0C0 8B70 00F0
0709 80FC 00C0 0030 C0A0
070A 4809 2C55 0B20 00F0
070B 51CC 00C0 007C 0060
070C 2F5C 0000 0070 0060
070D 56E0 00C0 0070 C04C

070E 5700 0000 00C0 C060
070F 4809 C041 0010 C0F0
0710 0000 C0C0 0030 C030
0711 50EC 0000 0000 0060
0712 4809 C040 003C 00F0
0713 2000 0000 0000 0060
0714 4809 E002 8B20 00FC
0715 80FC 00C0 C03C C080
0716 4809 2C55 0B20 00F0
0717 51CC 00C0 0070 C04C

0718 2F5C 0000 0070 0060
0719 56E0 00C0 0070 C04C

071A 2809 00C0 0030 C0F0
071B 3809 00C0 0030 C0F0
071C 5F90 0000 0000 0060
071D 4809 C640 0040 00F0
071E 104C 00C0 0020 C0C0
071F 4809 C000 0000 00F0
0720 4824 00C0 00C0 00F0

0721 109C 00C0 003C 0040
0722 10C0 00C0 0000 0040
0723 300C 00C0 0020 C04C
0724 1000 00C0 0000 C04C

0725 4809 C040 8B20 C0F0
0726 30F0 00C0 C000 0080
0727 4809 2C55 0B20 00F0
0728 51CC 00C0 0000 0060
0729 2F3C 0000 0070 C060
072A 4809 E155 2C30 C0F0
072B 00FC 0000 0000 C0EC
072C 4809 C640 0040 00F0
072D 10EC 00C0 0000 C0C0
072E 4809 C15E 0030 00F0
072F 00C0 00C0 0000 C0E0
0730 780E 0000 0000 00F0
0731 5000 00C0 0070 C04C
0732 1824 00C0 0030 C0F0

0733 10F0 00C0 0030 0040
0734 1100 0000 0000 0040
0735 1110 00C0 0000 0040

A3 R = B
20 = SARI 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

OP013:
FXMFIELD - 1 = CPCR
R L = BR2
COMP B = SAR
EYULIN - 1 = CPCR
B = MIR
SETCCA - 1 = CPCR
A3 R = B
4 = SARI 15 = LIT
LIT AND R = B
REGSTACK - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE02:
IF LC1
IF LC2
XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP02F - 1 = AMPCR
STEP
EXEC

OP02F:
OP020 - 1 = MPCR
OP021 - 1 = MPCR
FAULT - 1 = MPCR
OP023 - 1 = MPCR

OP020:
R R = B
4 = SARI 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
A3 AND LIT = A2
15 = LIT
A2 + AMPCR = AMPCR
OP020M - 1 = AMPCR
A2 GEO LIT
12 = LIT
IF TRUE THEN STEP ELSE SKIP
FAULT - 1 = MPCR
EXEC

OP020M:
OP02000 - 1 = MPCR
OP02001 - 1 = MPCR
OP02002 - 1 = MPCR

$ PUT A: FIELD IN LS 4 BITS OF B
$ PUT ADDR OF R(A) INTO D
$ SELECT REGISTER STACK TO BE USED
$ ADDR OF GEN REG STACK RETURNED IN MAR2
$ (R(M)) + (Y) INTO R(A)
$ GET NEXT INSTRUCTION
$
$
$ RX TYPE INSTRUCTION
$ (Y) INTO R(A)
$ ANALYZE "M" FIELD CONTENTS
$ ISOLATE Y INTO BR2
$ (Y) INTO B
$ STORE (Y) INTO MIR
$ ARITHMETIC CC SETTING (ENTER WITH B)
$ ISOLATE A: FIELD
$ SELECT REGISTER STACK TO BE USED
$ ADDR OF GEN PEG STACK RETURNED IN MAR2
$
$
$ THIS ROUTINE DECODES THE 02 OPCODE
$ CLEARS LOCAL CONC. BITS
$
$
$ UNARY FUNCTION DESCRIPTOR
$ M: FIELD SELECTS UNARY INST.
$ ISOLATE A: FIELD
$
$ R = (R(A)); MAR2 = RA
$ ISOLATE M: FIELD
$
$ TEST FOR NOT IMPLEMENTED BOUNDARY
$
$

```

02578000 0
 02579000 0
 02580000 0
 02581000 0
 02582000 0
 02583000 0
 02584000 0
 02585000 0
 02586000 0
 02587000 0
 02588000 0
 02589000 0
 02590000 0
 02591000 0
 02592000 0
 02593000 0
 02594000 0
 02595000 0
 02596000 0
 02597000 0
 02598000 0
 02599000 0
 02600000 0
 02601000 0
 02602000 0
 02603000 0
 02604000 0
 02605000 0
 02606000 0
 02607000 0
 02608000 0
 02609000 0
 02610000 0
 02611000 0
 02612000 0
 02613000 0
 02614000 0
 02615000 0
 02616000 0
 02617000 0
 02618000 0
 02619000 0
 02620000 0
 02621000 0
 02622000 0
 02623000 0
 02624000 0
 02625000 0
 02626000 0
 02627000 0
 02628000 0
 02629000 0
 02630000 0
 02631000 0
 02632000 0
 02633000 0
 02634000 0
 02635000 0
 02636000 0
 02637000 0

```

% TYPE RR1 MAKE POSITIVE
% IF (R(A)) < C, (R(A)); -> RA
% IF (R(A)) > 0, (R(A)) UNCHANGED

% SHIFT (R(A)) TO UHW OF A2,B
% TEST FOR MAX NEG. NUMBER

% SET OR CLEAR OV BIT

% A2 TO THE ADDER
IF NOT MST THEN STEP ELSE SKIP
OPCODE - 1 = MPCR
-B R = B, MIRJ SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
IF LC2 THEN STEP ELSE SKIP % LC2 INDICATES WHETHER RA
% MUST BE UPDATED
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

% TYPE RRJ MAKE NEGATIVE
% IF (R(A)) > C, (R(A)); -> RA
% IF (R(A)) < 0, (R(A)) UNCHANGE
% (R(A)) INTO UHW OF A2,B

% A2 TO THE ADDER
IF NOT MST THEN A2 ECL 0; SKIP
OPCODE - 1 = MPCR
IF TRUE THEN STEP ELSE SKIP
OPCODE - 1 = MPCR
-B R = B, MIRJ SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
IF LC2 THEN STEP ELSE SKIP
% (R(A)); -> RA ONLY IF LC2 IS SET
% B = (R(A)) CP (R(A));
% ROUND TYPE RR
% IF (R(A)) > 0 (C(A))+(R(A+1))15 -> RA
% IF (R(A)) < 0 (R(A))-(R(A+1))15 -> RA
% RA MUST BE EVEN
% D = (R(A)); HAN? = NA

% R(A+1)
% R(A+1) INTO PAR2
% B = (R(A+1))
A2
IF MST THEN SKIP
  
```

0F0200C0:
 0F0200C1:
 0F0200C2:

0736 3000 0000 0000 0040
 0737 1120 0000 0000 0040
 0738 1130 0000 0000 0040
 0739 1140 0000 0000 0040
 073A 3000 0000 0000 0040
 073B 1150 0000 0000 0040
 073C 1160 0000 0000 0040
 073D 1170 0000 0000 0040
 073E 1180 0000 0000 0040

073F 4809 0C41 2B3C 00F0
 0740 0000 0000 0000 0020
 0741 4809 0812 0000 00F0
 0742 60C9 0000 0000 00F0
 0743 5C20 0000 0000 0060
 0744 4809 0000 0000 00F0
 0745 0000 0000 0000 0020
 0746 4809 0000 0000 00F0
 0747 400B 0000 0000 00F0
 0748 66E0 0000 0000 0040
 0749 4849 0C5E 8B50 00F0
 074A 78C9 0000 0000 00F0
 074B 1E70 0000 0000 0060
 074C 380B 0000 0000 00F0
 074D 2F5F 0000 0000 0060
 074E 2000 0000 0000 0060
 074F 56E0 0000 0000 0040

0750 4809 0C41 2B3C 00F0
 0751 0000 0000 0000 0020
 0752 4809 0000 0000 00F0
 0753 4419 0012 0000 00F0
 0754 56E0 0000 0000 0040
 0755 580B 0000 0000 00F0
 0756 56E0 0000 0000 0040
 0757 4849 0C5E 8B50 00F0
 0758 78C9 0000 0000 00F0
 0759 1E70 0000 0000 0060
 075A 380B 0000 0000 00F0
 075B 2F5F 0000 0000 0060
 075C 2000 0000 0000 0060
 075D 56E0 0000 0000 0040

075E 4809 0C41 2B3C 00F0
 075F 0010 0000 0000 0040
 0760 4809 2F5F 0000 00F0
 0761 5100 0000 0000 0060
 0762 2F5F 0000 0000 0060
 0763 4809 0000 0000 00F0
 0764 4819 0000 0000 00F0

```

0765 119F 00C0 CC30 C04C
0766 4809 0C42 0B3F 00FC
0767 48C9 0C40 8B00 00F0
0768 300C 00C0 0C70 C010
0769 48C9 0C41 0B3F 00FC
076A 100C 00C0 0C7C C000
076B 4809 0C40 8B00 00FC
076C 3000 00F0 0C70 C010
076D 4849 CC5E 0030 00F0
076E 78C9 0000 0000 C0F0
076F 1E70 0000 0030 C060
0770 4F10 0000 0000 C060
0771 11AC 0000 0C70 C04C

0772 48C9 0C41 0B3F 00FC
0773 3000 00C0 0C70 C010
0774 4809 0C40 8B00 00FC
0775 78C9 00C0 0C70 00FC
0776 1E70 00C0 0030 C060
0777 4F10 00C0 0030 C060
0778 48C9 00C0 0030 24F0
0779 4809 0F40 2070 00FC
077A 4809 00C0 0030 00FC
077B 4809 0C40 8B00 00FC
077C 00C0 0000 0C70 C010
077E 2F50 0000 0030 C060
077F 56E0 0000 0C70 C04C

0780 4809 0C41 2B3C 00FC
0781 0000 0000 0030 C060
0782 4809 0B12 0000 C0F0
0783 60C9 00C0 0030 C060
0784 562C 00C0 0030 C060
0785 0000 0000 0C70 C010
0786 4809 CC5E 8B30 00FC
0787 78C9 00C0 0030 00FC
0788 1E70 00C0 0030 C060
0789 2000 C0C0 0000 0060
078A 2F50 00C0 0030 C060
078B 56E0 0000 0030 C060

078C 4809 0000 0000 24F0
078D 4809 0F41 0C20 00FC
078E 0000 00C0 0030 003C
078F 4809 0C41 2C7C 00FC
0790 001C 0000 0030 00A0
0791 48C9 2F50 001C 00FC
0792 2F30 0000 0C7C 0060
0793 4809 CC5C 2B00 00FC
0794 4809 0B12 0C30 00FC
0795 68C9 00C0 0030 00FC
0796 5020 0000 0000 C06C
0797 48C9 0C5E 8B00 00FC
0798 78C9 00C0 0000 00FC
0799 1E70 00C0 0030 C060

RPOS - 1 = MPCR
NOT B = B
E R = B
15 = SAR
B L = B
COMP 16 = SAR
B R = B
15 = SAR
A2 - B = MIR; SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
FN002002 - 1 = MPCR

RNEG:
R L = B
COMP 1 = SAR
A2 + B = MIR
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
FN002002:ASE
B MAR = A2
A2 AND B110 = MAR2, BHI
R R = B,MIR
16 = SAR
SETCCA - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

RPOS:
B L = B
COMP 1 = SAR
A2 + B = MIR
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
FN002002:ASE
B MAR = A2
A2 AND B110 = MAR2, BHI
R R = B,MIR
16 = SAR
SETCCA - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

OP02004:
B L = A2;B
COMP 16 = SAR
A2 EOL B100
IF TRUE THEN SET LC1
OVBIT - 1 = CPCR
16 = SAR
- B R = B,MIR
IF ADV THEN SET LC1
CARRY - 1 = CPCR
SETCCA - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

OP02005:
ASE
B MAR L = BR1
COMP 8 = SAR
R L = A2
COMP 16 = SAR ; 1 = LIT
LIT OR B MAR = MAP2
FINPUT - 1 = CPCR
A2 OR B = A2, B
A2 EOL B100
IF TRUE THEN SET LC1
OVBIT - 1 = CPCR
- B = B
IF ADV THEN SET LC1
CARRY - 1 = CPCR

%
% COMPLEMENT B (1:5)
% ISOLATE BIT 15 IN B
% CLEAN OUT B REGISTER
% PLACE BIT 15 IN BIT 16
% CHECK FOR CARRY
% OVERFLOW CHECK
% SHIFT BIT POS 15 OF RA+1 INTO BIT 16
% CHECK FOR CARRY
% CHECK FOR OVERFLOW
% SET UP R(A) INTO MAR2
% FORM RA
% RESULT (R(A)) STORE INTO LHM OF B,MIR
% 2:5 COMPLEMENT; TYPE RR
% A2;B HAVE (R(A)) IN UHM; MAR2 = RA
% CHECK FOR MAX NEG. NUM.
% SET/CLEAR OVBIT
% TWO:5 COMPLEMENT (R(A))
% CHECK FOR CARRY
% R = (R(A))
% TWO:5 COMPLEMENT DOUBLE; TYPE RR
% (RA,RA+1): -> RA,RA+1
% REF RR2
% TEMP STORAGE OF R(A)
% B = (R(A)); PAR2 = RA
% R(A+1)
% B = (R(A+1)) MAR2 = RA + 1
% A2 = (RA,RA+1)
% TEST FOR MAX NEG NUM
% TWO:5 COMPLEMENT OF (R(A)),R(A+1)
% CHECK FOR CARRY

```

```

079A 4809 0C41 10C0 00F0
079B 0000 0003 00C0 C02C
079C 4809 E003 8030 00FC
079D 2F5C 00C0 0030 0060
079E 4809 0C40 8030 20F0
079F 49C8 0F43 801C 00FC
07A0 000C 0000 0030 0010
07A1 2F50 00C0 0030 0060
07A2 2000 00C0 0030 0060
07A3 66EE 00C0 0030 0040

07A4 4809 0C43 0B70 00F0
07A5 0000 0000 0030 0020
07A6 4809 0C40 8B30 00FC
07A7 2F50 00C0 0030 0060
07A8 2000 00C0 0030 0060
07A9 66EE 0000 0030 0040

07AA 4809 0C41 2030 00F0
07AB 0000 0000 0030 0020
07AC 4809 00C1 0B30 00FC
07AD 4809 0C40 0030 00F0
07AE 78C9 00C0 0030 00F0
07AF 1E7C 00C0 0030 0060
07B0 4F10 0003 0030 0060
07B1 4809 0000 0030 00FC
07B2 4809 0C40 8B30 00FC
07B3 0000 0000 0030 0020
07B4 2000 00C0 0030 0060
07B5 2F5C 00C0 0030 0060
07B6 66EE 0000 0030 0040

07B7 4809 0C41 20C0 00F0
07B8 0000 0000 0030 0020
07B9 4809 00C1 0B30 00FC
07BA 4809 0C5E 0030 00F0
07BB 78C9 00C0 0030 00FC
07BC 1E7C 00C0 0030 0060
07BD 4F10 0000 0030 0060
07BE 4809 0000 0030 00FC
07BF 4809 0C40 8B30 00FC
07C0 0000 0000 0030 0020
07C1 2000 00C0 0030 0060
07C2 2F5C 00C0 0030 0060
07C3 66EE 00C0 0030 0040

07C4 4809 0C41 2030 00F0
07C5 0020 0000 0030 0040

```

```

% ISOLATE (R(A+1)): INTO MIR
0269E000 D
02695000 D
0270C000 D
02701C00 F
0272C000 D
02723C00 F
02744C00 D
02765C00 D
02706C00 D
02707C00 D
02768C00 D
02769C00 D
0271CC00 D
02711000 D
02712C00 D
02713C00 D
02714000 D
02715C00 D
02716C00 D
02717C00 D
02718C00 D
02719C00 D
02720C00 D
02721C00 D
02722C00 D
02723C00 D
02724000 D
02725000 D
02726C00 D
02727C00 D
02728C00 C
02729C00 D
02730C00 C
02731C00 C
02732C00 D
02733C00 D
02734000 D
02735C00 D
02736C00 D
02737C00 D
02738C00 D
02739C00 D
02740C00 D
02741C00 D
02742C00 D
02743C00 D
02744C00 D
02745C00 D
02746C00 D
02747C00 D
02748C00 D
02749C00 D
02750C00 D
02751C00 D
02752000 D
02753C00 D
02754C00 D
02755C00 D
02756C00 D
02757C00 D

```

```

% (R(A)) INTO MIR
% (R(A)) SET DOUBLE WORD ARITH COMPARE
% B CONTAINS (R(A),R(A+1))
% ONE'S COMPLEMENT; TYPE RR
% (R(A)) BIT BY BIT -> RA
% B = (R(A)); MAR2 = RA
% B = (R(A))
% INCREMENT RA BY 1; TYPE FR
% (R(A)) + 1 -> RA; SET CC
% B = (R(A)); MAR2 = RA
% (R(A)) IN UHW OF A2
% INCREMENT IN BIT 16
% CHECK FOR CARRY
% CHECK FOR OVERFLOW
% RESULT IN LHW OF B, MIR
% DECREMENT RA BY 1; TYPE FR
% (R(A)) - 1 -> RA
% B = (R(A)); MAR2 = RA
% (R(A)) IN UHW OF A2
% DECREMENT VALUE IN BIT 16
% CHECK IF CARRY GENERATED
% CHECK IF OV GENERATED
% RESULT INTO LHW OF B, MIR
% INCREASE RA BY TWO; TYPE RR
% (R(A)) + 2 -> RA
% B = (R(A)); MAR2 = RA
% IN UHW OF A2

```

```

B L = A3
COMP 16 = SAR
A3 R = MIR
EOUTPUT - 1 = CPCR
B R = MIR; ASR
B MAR R = MAR2; SET LC1
B = SAR
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR
NOT B L = B
COMP 16 = SAR
B R = B; MIR
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR
B L = A2
COMP 16 = SAR
1 L = B
A2 + B = MIR
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BNI
B R = B; MIR
16 = SAR
SETCCA - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR
B L = A2
COMP 16 = SAR
1 L = B; SET LC2
A2 - B = MIR
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
B R = B; MIR
16 = SAR
SETCCA - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR
B L = A2
COMP 16 = SAR; 2 = LITE (R(A)) IN UHW OF A2

```

```

0F02006:
0F02010:
0F02011:
0F02012:

```

```

0706 4809 2001 0870 00F0
0707 4809 0C40 0C30 00F0
0708 78C9 1E70 0803 0030 0060
0709 4F10 0003 0C70 0060
070A 4809 0003 0070 0070
070B 4809 0C40 0830 00F0
070C 0000 0000 0000 0020
070D 2000 0000 0000 0060
070E 2F50 0003 0000 0060
070F 66E0 0000 0000 0040

0701 4809 0C41 2000 00F0
0702 0020 0000 0000 0040
0703 4849 2001 0E70 00F0
0704 4809 0C5E 0030 00F0
0705 78C9 0000 0000 00F0
0706 1E70 0000 0C00 0060
0707 4F10 0003 0030 0060
0708 4869 0000 0000 00F0
0709 4809 0C40 0830 00F0
070A 0000 0000 0000 0020
070B 2000 0000 0000 0060
070C 2F50 0003 0000 0060
070D 66E0 0000 0000 0040

070E 4809 2C55 0800 00F0
070F 00F0 0000 0000 00E0
0710 5100 0000 0000 0060
0711 2F30 0003 0000 0060
0712 4820 0003 0000 0060
0713 66E0 0000 0000 0040

07E0 5700 0000 0000 0060
07E1 4820 0000 0000 0060
07E2 56E0 0000 0000 0040

07E7 5F90 0000 0000 0060
07E8 4809 0C40 0040 00F0
07E9 1180 0000 0000 00CC
07EA 4809 0000 0000 00F0
07EB 4824 0000 0000 00F0

07EC 1100 0000 0000 0040
07ED 3000 0000 0000 0040
07EE 3000 0000 0000 0040
07EF 1100 0000 0000 0040

07F0 4809 2C55 2000 00F0
07F1 00F0 0000 0000 00E0
07F2 4809 0C40 0030 00F0
07F3 1100 0000 0000 0040

```

```

0P020131:
LIT L = B
A2 + B = MIR
IF A0V THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
B M1
B R = B*MIR
16 = SAR
SETCCA - 1 = CPCR
EUIPUT - 1 = CPCR
OPCODE - 1 = MPCR

0P021:
B L = A2
COMP 16 = SAR; 2 = LIT; (R(A)) IN UHW OF A2
LIT L = B; SET LC2
A2 - B = MIR
IF A0V THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
B M1
B R = B*MIR
16 = SAR
SETCCA - 1 = CPCR
EUIPUT - 1 = CPCR
OPCODE - 1 = MPCR

0P023:
R AND LIT = B
15 = LIT
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
LDBLE - 1 = CPCR
OPCODE - 1 = MPCR

0P0203:
R(XM)FIELD - 1 = CFCH
LDBLE - 1 = CPCR
OPCODE - 1 = MPCR

0P0203:
XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP03F - 1 = AMPCR
STEP
EXEC

0P03F:
OP030 - 1 = MPCR
FAULT - 1 = MPCR
FAULT - 1 = MPCR
OP033 - 1 = MPCR

0P030:
B AND LIT = A2
15 = LIT
A2 + AMPCR = AMPCR
OP030M - 1 = AMPCR

```

```

02758000 D
02759000 D
02760000 D
02761000 D
02762000 D
02763000 D
02764000 D
02765000 D
02766000 D
02767000 D
02768000 D
02769000 D
02770000 D
02771000 D
02772000 D
02773000 D
02774000 D
02775000 D
02776000 D
02777000 D
02778000 D
02779000 D
02780000 D
02781000 D
02782000 D
02783000 D
02784000 D
02785000 D
02786000 D
02787000 D
02788000 D
02789000 D
02790000 D
02791000 D
02792000 D
02793000 D
02794000 D
02795000 D
02796000 D
02797000 D
02798000 D
02799000 D
02800000 D
02801000 D
02802000 D
02803000 D
02804000 D
02805000 D
02806000 D
02807000 D
02808000 D
02809000 D
02810000 D
02811000 D
02812000 D
02813000 D
02814000 D
02815000 D
02816000 D
02817000 D

```

```

% CHECK FOR CARRY
% CHECK FOR OVERFLOW
% RESULT IN LHW OF B*MIR
% DECREASE RA BY TWO; TYPE RR
% (RA) - 2 -> RA
% B = (RA); MAR2 = RA
% LC2 IS SUBTRACTION FLAG
% SET/CLEAR CARRY BIT
% CHECK FOR OVERFLOW
% RESULT IN LHW OF B AND MIR
% LOAD DOUBLE; TYPE R(LI)
%(Y,M + 1) -> RA;RA+1 SET CC
% ISOLATE IM: FIELD
% B = (R(M)) = YM
% CALL LOAD DOUBLE ROUTINE
% LOAD DOUBLE; TYPE RX
%(Y,M+1) -> PA;PA+1
% B = Y
% CALL LOAD DOUBLE ROUTINE
% THIS ROUTINE ANALYZES THE 03 OPCODE
%
%
%

```

```

07F4 4809 C15E 000F 00F0
07F5 0070 0003 000C 00E0
07F6 780B 0000 0000 00F0
07F7 4E50 0003 000A 0040
07F8 4824 0003 0000 00F0

07F9 11F0 0000 0000 0040
07FA 1200 0000 0000 004C
07FB 1210 0003 0000 004C
07FC 4E50 0003 0000 004C
07FD 1220 0003 0000 004C
07FE 1230 0003 0000 0040
07FF 1240 0003 0000 0040

0800 4809 E000 8800 00F0
0801 90F0 0000 0000 0080
0802 4809 2C56 0000 00F0
0803 51CC 0000 0000 0060
0804 4809 00C1 0800 00F0
0805 0000 0000 0000 0020
0806 4809 0C43 0800 00F0
0807 2000 0000 0000 0060
0808 2F50 0000 0000 0060
0809 506E 0000 0000 0040

080A 4809 E0C3 9000 00F0
080B 30F0 0000 0000 008C
080C 4809 E156 0800 00F0
080D 51CC 0000 0000 0060
080E 4809 00C0 8800 00F0
080F 0000 0000 0000 0020
0810 2000 0000 0000 0060
0811 2F50 0000 0000 0060
0812 56E0 0000 0000 0040

0813 4809 E0C0 9000 00F0
0814 30F0 0000 0000 0080
0815 4809 E155 0800 00F0
0816 51CC 0000 0000 0060
0817 4809 0000 0000 24F0
0818 4809 0C40 2000 00F0
0819 4809 20C3 001C 00F0
081A 0220 0000 0000 00E0
081B 2F3C 0000 0000 0060
081C 4809 00C1 0800 00F0
081D 3000 0000 0000 0020
081E 4809 0C40 8000 00F0
081F 4809 0003 001C 00F0
0820 2000 0000 0000 0060
0821 2F50 0000 0000 0060
0822 56E0 0000 0000 0040

02818000 D
02819000 D
02820000 D
02821000 D
02822000 D
02823000 D
02824000 D
02825000 D
02826000 D
02827000 C
02828000 C
02829000 D
02830000 D
02831000 D
02832000 D
02833000 D
02834000 D
02835000 D
02836000 D
02837000 D
02838000 D
02839000 D
02840000 D
02841000 C
02842000 C
02843000 C
02844000 D
02845000 D
02846000 D
02847000 D
02848000 D
02849000 D
02850000 C
02851000 D
02852000 D
02853000 C
02854000 D
02855000 D
02856000 D
02857000 D
02858000 D
02859000 D
02860000 D
02861000 D
02862000 E
02863000 D
02864000 D
02865000 D
02866000 D
02867000 D
02868000 D
02869000 D
02870000 D
02871000 C
02872000 D
02873000 C
02874000 D
02875000 D
02876000 D
02877000 C

% EXECUTIVE RETURN (P) + 1 -> RA; HALT
%
% B = :A; FIELD
% RA = MAR2
% ISOLATE PAR INTO B INCREMENTED BY 1
% (P) + 1 INTO B AND MIR
% SET CONDITIONA CODE
% (P) + 1 -> RA
% STOP MACHINE EXECUTION
%
% STORE (SR1) INTO RA
%
% STORE (SR2) INTO RA
%
% RA = MAR2
% (SR1) INTO MIR
% STORE (SR1) INTO RA
%
% STORE (SR2) INTO RA
%
% RA INTO A2
% B = SR2
% ISOLATE UYK2C SR2
% TRANSFER RA INTO MAR2
% (SR2) INTO RA
%
% LOAD P; (RCA)) INTO P

```

02878000 D
 02879000 D
 02880000 D
 02881000 D
 02882000 D
 02883000 D
 02884000 D
 02885000 C
 02886000 D
 02887000 D
 02888000 D
 02889000 D
 02890000 D
 02891000 D
 02892000 C
 02893000 D
 02894000 D
 02895000 D
 02896000 D
 02897000 D
 02898000 D
 02899000 D
 02900000 C
 02901000 D
 02902000 C
 02903000 D
 02904000 D
 02905000 D
 02906000 D
 02907000 D
 02908000 D
 02909000 D
 02910000 D
 02911000 C
 02912000 D
 02913000 D
 02914000 D
 02915000 D
 02916000 D
 02917000 D
 02918000 D
 02919000 D
 02920000 D
 02921000 D
 02922000 D
 02923000 D
 02924000 D
 02925000 D
 02926000 D
 02927000 D
 02928000 D
 02929000 D
 02930000 D
 02931000 D
 02932000 D
 02933000 D
 02934000 D
 02935000 D
 02936000 D
 02937000 D

A3 R = A3
 4 = SARJ 15 = LIT
 A3 AND LIT = B
 REGSTACK - 1 = CPCR
 EINPUT - 1 = CPCR
 A1 R = A1
 16 = SAR
 A1 OR B = A1
 OPCODE - 1 = MPCR

0P03005:
 A3 R = A3
 4 = SARJ 15 = LIT
 A3 AND LIT = B
 REGSTACK - 1 = CPCR
 EINPUT - 1 = CPCR
 R L = MIR
 COMP 16 = SAR
 LIT L = A2
 7 = LIT/ COMP 29 = SAR
 LIT L = B
 112 = LIT/ COMP 16 = SAR
 A2 OR B = B
 MGT B = A2, BMI
 A2 AND B = MIR
 NOT A2 = B
 A1 AND B = A2, BMI
 A2 OR B = B
 A1 L = A1
 COMP 16 = SAR
 A1 R = A1
 A1 OR B = A1
 OPCODE - 1 = MPCR

0P03006:
 A3 R = A3
 4 = SARJ 15 = LIT
 A3 AND LIT = B
 REGSTACK - 1 = CPCR
 EINPUT - 1 = CPCR
 B = A2
 LIT = MAR2
 STATUS2 = LIT
 EINPUT - 1 = CPCR
 B R = B
 16 = SAR
 B L = B
 A2 OR B = MIR
 EOUTPUT - 1 = CPCR
 OPCODE - 1 = MPCR

0P033:
 1FETCH - 1 = CPCR
 B L = B
 COMP 16 = SARJ 15 = LIT
 A3 OR B = A3

02878000 D
 02879000 D
 02880000 D
 02881000 D
 02882000 D
 02883000 D
 02884000 D
 02885000 C
 02886000 D
 02887000 D
 02888000 D
 02889000 D
 02890000 D
 02891000 D
 02892000 C
 02893000 D
 02894000 D
 02895000 D
 02896000 D
 02897000 D
 02898000 D
 02899000 D
 02900000 C
 02901000 D
 02902000 C
 02903000 D
 02904000 D
 02905000 D
 02906000 D
 02907000 D
 02908000 D
 02909000 D
 02910000 D
 02911000 C
 02912000 D
 02913000 D
 02914000 D
 02915000 D
 02916000 D
 02917000 D
 02918000 D
 02919000 D
 02920000 D
 02921000 D
 02922000 D
 02923000 D
 02924000 D
 02925000 D
 02926000 D
 02927000 D
 02928000 D
 02929000 D
 02930000 D
 02931000 D
 02932000 D
 02933000 D
 02934000 D
 02935000 D
 02936000 D
 02937000 D

A3 R = A3
 4 = SARJ 15 = LIT
 A3 AND LIT = B
 REGSTACK - 1 = CPCR
 EINPUT - 1 = CPCR
 A1 R = A1
 16 = SAR
 A1 OR B = A1
 OPCODE - 1 = MPCR

0P03005:
 A3 R = A3
 4 = SARJ 15 = LIT
 A3 AND LIT = B
 REGSTACK - 1 = CPCR
 EINPUT - 1 = CPCR
 R L = MIR
 COMP 16 = SAR
 LIT L = A2
 7 = LIT/ COMP 29 = SAR
 LIT L = B
 112 = LIT/ COMP 16 = SAR
 A2 OR B = B
 MGT B = A2, BMI
 A2 AND B = MIR
 NOT A2 = B
 A1 AND B = A2, BMI
 A2 OR B = B
 A1 L = A1
 COMP 16 = SAR
 A1 R = A1
 A1 OR B = A1
 OPCODE - 1 = MPCR

0P03006:
 A3 R = A3
 4 = SARJ 15 = LIT
 A3 AND LIT = B
 REGSTACK - 1 = CPCR
 EINPUT - 1 = CPCR
 B = A2
 LIT = MAR2
 STATUS2 = LIT
 EINPUT - 1 = CPCR
 B R = B
 16 = SAR
 B L = B
 A2 OR B = MIR
 EOUTPUT - 1 = CPCR
 OPCODE - 1 = MPCR

0P033:
 1FETCH - 1 = CPCR
 B L = B
 COMP 16 = SARJ 15 = LIT
 A3 OR B = A3


```

0888 129C 0C00 0C30 0C40
0889 12A0 0C03 0C00 0C40
0890 12B0 0C00 0C00 0C4C
088E 12CC 0003 0C30 0C40

0F04M: 0PC400 - 1 = MPCR
0P0401 - 1 = MPCR
0P0402 - 1 = MPCR
0P0403 - 1 = MPCR

0F0400:
% SQUARE ROOT
% SORT((A)R(A+1)) = R(A+1); REM=R(A)
% THIS ROUTINE CALCULATES THE SQUARE ROOT OF A NUMBER PASSED VIA THE B REGISTER.
% OF A NUMBER PASSED VIA THE B REGISTER.
% THE SQUARE ROOT IS RETURNED IN A3,
% REMAINDER IN A2,
% SET OV AND CC BITS

B R = B
15 = LIT; 4 = SAR
LIT AND B = 0
REGSTACK - 1 = CPCR
INPUT - 1 = CPCR
R L = A2
COMP 16 = SAR
B MAR + 1 L = BR1
B MAR + 1 = SAR
B MAR + 1 = B
REGSTACK - 1 = CPCR
INPUT - 1 = CPCR
A2 OR B = B
B = MIR; LCTR
39 = SAR; 15 = LIT
C = BR2
EMIF IF LCI
R R = A3; IMC
30 = SAR
A3 OR B MAR = A3
B L = MIR
COMP 2 = SAR
IF GOV THEN SET LC2; STEP ELSE SKIP
SEND - 1 = MFCR
COMP 1 = SAR
A3 ECL 0
IF TRUE THEN A2 L = A2; STEP ELSE SKIP
PAIR - 1 = MPCR
A2 L = B
COMP 1 = SAR
B + 1 = B
A3 - B L = MAR2
COMP 2 = SAR
IF MET THEN A3 L = MAR2; SET LC1; SKIP
A2 OR 1 = A2
A2 L = A2
COMP 1 = SAR
IF NOT LC2 THEN STEP ELSE SKIP
PAIR - 1 = MPCR
B MAR R = B
2 = SAR
A2 R = A3
1 = SAR
B = A2
A3 = MIR; B
SETCCA - 1 = CPCR

% ISOLATE "A" FIELD
% R(A) INTO MAR2
% (R(A)) INTO B

% SAVE R(A+1) IN BR1
% R(A+1)
% R(A+1) INTO MAR2
% (R(A+1)) INTO B
% B = (R(A)R(A+1))
% MIR USED AS TEMP STORAGE
% CTR SET FOR 16 ITERATIONS

% FETCH NEXT MS PAIR OF DIGITS
% A3 = PREV. REM/NEXT PAIR OF DIGITS
% TEMP STORAGE
% SHIFT NEXT PAIR OF DIGITS INTO MS BITS
% FINISHED

% CHECK FOR 00 PAIR OF DIGITS
% STEP ELSE SKIP
% EXAMINE NEXT PAIR OF DIGITS
% PARTIAL SORT EFFECTIVELY MULT BY 4

% POTENTIAL REMAINDER
% BUILD PARTIAL SORT
% PREPARE FOR NEXT DIGIT

% RESTORE REMAINDER INTO B
% RESTORE REMAINDER INTO R
% REQUIRED TO BALANCE LAST UNUSED L SHIFT
% REMAINDER INTO A2
% SET THE CONDITION BITS

```

```

08BF 4609 00C0 0000 20FC
08C0 4809 0F43 001C 00FC
08C1 0000 0000 0030 0010
08C2 2F50 0700 0000 0060
08C3 4809 0F40 1030 00F0
08C4 4809 E0DE 001C 00F0
08C5 4809 C000 0030 00F0
08C6 2F50 0000 0000 0060
08C7 5050 0000 0000 0060
08C8 66E0 0000 0000 004C

```

```

08C9 4809 0C40 0800 C0F0
08CA 80FC 0000 0030 0080
08CB 4809 2C56 0P00 00F0
08CC 51C0 0000 0070 0060
08CD 2F30 0000 0000 0060
08CE 4809 0C40 1000 00F0
08CF 4809 0000 2000 00F0
08D0 00E0 0000 0000 00E0
08D1 4812 0000 0001 00F0
08D2 4809 E0C0 0000 00F0
08D3 5C19 C0DC 2000 00F0
08D4 4809 C0CE 2000 00F0
08D5 4809 E000 9000 40F0
08D6 1C00 0000 0000 0000
08D7 9429 C001 2002 00F0
08D8 4809 C000 0000 00F0
08D9 2050 0000 0000 0060
08DA 2F50 0000 0000 0060
08DB 66E0 0000 0000 0040

```

```

08DC 4809 0C40 0800 00F0
08DD 80FC 0000 0030 0080
08DE 51CC 0000 0000 0060
08DF 2F30 0000 0000 0060
08E0 4809 C0C0 2030 00F0
08E1 00E0 0000 0000 00E0
08E2 4812 0000 0001 00F0
08E3 4809 0C40 0000 00F0
08E4 5C09 C0C0 2030 00F0
08E5 4809 0C40 0800 00F0
08E6 1000 0000 0000 0000
08E7 4829 0000 0070 00F0
08E8 4809 C000 0000 00F0
08E9 51CC 0000 0000 0060
08EA 2F50 0000 0000 0060
08EB 66E0 0000 0000 0040

```

```

08ED 4809 0C40 0800 00F0
08EE 80FC 0000 0030 0080
08EF 4809 2C56 0000 00F0
08F0 51CC 0000 0000 0060
08F1 2F30 0000 0000 0060

```

```

ASR
DMAR R = MAR2
B = SAR
EINPUT - 1 = CPCR
DMAR = A3
A3 - 1 = MAR2
A2 = MIR
EINPUT - 1 = CPCR
CLEAROV - 1 = CPCR
OPCODE - 1 = MPCR

0P0401:
B R = B
4 = SAR, 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = A3
0 = A2
14 = LIT
LCR1, SAVE
A3
IF LST THEN A2 OR 1 = A2, SKIP % WRITE 1 INTO LSB OF A2
A2 AND B, 10 = A2
A3 R = A3, CSAR
1 = SAR
IF NOT COV THEN A2 L = A2, INCL JUMP
A2 = B, MIR
SETCCA - 1 = CPCR
EINPUT - 1 = CPCR
OPCODE - 1 = MPCR

0P0402:
B R = B
4 = SAR, 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
A2 = MIR
14 = LIT
LCR1, SAVE
B
IF LST THEN A2 + 1 = A2, MIR % INCREMENT COUNTER
1 = SAR
DMAR + 1 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
OPCODE - 1 = MPCR

0P0403:
R R = B
4 = SAR, 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR

% REF ER1
% (RA+1)
% SORT INTO R(A+1)
% R(A)
% REMAINDER INTO R(A)
%
%
% RVR, REVERSE REGISTER* (REVERSE RA)
% !A, FIELD LS BITS OF B
% R = !A: FIELD
% RA = MAR2
% B = (R(A))
% ZERO A2
% EXECUTE LOOP 16 TIMES
%
%
% CNT, COUNT ONES, COUNT -> RA + 1
% !A: FIELD LS BITS OF B
%
% RA=MAR2
% R = (R(A))
% ZERO COUNT REGISTER
% EXECUTE LOOP 16 TIMES
%
% SHIFT R, RIGHT
% R(A+1)
% R(A+1) INTO MAR2
% STORE COUNT IN MIR INTO FA + 1
%
% SFR, SCALE FACTOR* (RA,RA+1) SHIFTED
% LEFT UNTIL (FCA) IS NEG (R(A)), 14
% SHIFT COUNT -> RA+2
%
% !A: FIELD INTO B
% RA = MAR2
% B = (R(A))

```

```

08F2 4809 0C41 2C00 24F0
08F3 0000 0000 0000 0020
08F4 4809 0F41 0C20 00F0
08F5 0000 0000 0000 0030
08F6 4809 0F46 0C00 00F0
08F7 5100 0000 0070 0060
08F8 2F30 0000 0020 0060
08FA 01F0 0000 0000 00E0
08FB 4809 0C50 2030 24F0
08FC 4809 0000 0000 00F0
08FD 6410 0012 0030 00F0
08FE 12E0 0000 0000 0040
08FF 600B 0000 0030 00F0
0900 12F0 0000 0030 0040
0901 4809 18C1 8830 00F0
0902 11E0 0000 0000 0080
0903 4809 0000 0030 00F0
0904 4812 0000 0031 00F0
0905 4809 0C55 9030 00F0
0906 4030 0000 0070 0080
0907 4809 0912 0030 00F0
0908 6410 1152 0070 00F0
0909 1300 0000 0030 0040
090A 6810 0000 0070 00F0
090B 1310 0000 0070 0040
090C 4809 0001 2030 00F0
090E 4809 0F45 0C70 00F0
090F 8020 0000 0070 00F0
0910 4809 0000 0070 20F0
0911 4809 0F40 9000 00F0
0912 0020 0000 0070 0090
0913 4809 1140 0000 00F0
0914 5100 0000 0000 0060
0915 2F50 0000 0070 0060
0916 66E0 0000 0070 0060

0917 4849 0000 0070 00F0
0918 5700 0000 0070 0060
0919 4809 0C41 0010 00F0
091A 0000 0000 0000 0030
091B 50E0 0000 0030 0060
091C 0FF0 0000 0000 0090
091D 3C19 2C56 0030 00F0
091E 4809 0C40 0030 00F0
091F 1C00 0000 0000 0060
0920 5100 0070 0070 0060
0921 4809 0000 0070 00F0
0922 2F50 0000 0000 0060
0923 20D0 0000 0070 0060
0924 500B 0000 0030 00F0
0925 66E0 0000 0070 0060
0926 4809 0000 0070 00F0
0927 5100 0000 0000 0060
0928 2F30 0000 0000 0060
0929 4809 0C46 0030 00F0
092A 2F50 0000 0070 0060
092B 66E0 0000 0070 0060

B L = A2; ASE
COMP 16 = SAR
BMAR L = BR1
COMP 8 = SAR
BMAR + 1 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
LIT = MIR
31 = LIT
A2 OR B = A2; ASE
A2
IF NOT ABT THEN A2 EOL 0; SKIP
SFTSTP - 1 = MPCR; % STOP COUNT; COUNT = 31
IF TRUE THEN STEP ELSE SKIP
SFTSTP - 1 = MPCR; % STOP COUNT; COUNT = 31
B101 C = B
1 = SAR; 30 = LIT
0 = MAR2; MIR
LCR; SAVE
A2 AND B R = A3
30 = SAR; 3 = LIT
A3 EOL 0
IF FALSE THEN A3 EOL
LIT; SKIP; % TEST IF BOTH BITS EQL 0
SFTCNT - 1 = MPCR; % SHIFT COUNT INCREMENTED
IF TRUE THEN SKIP
SFTSTP - 1 = MPCR; % STOP COUNT; MIR AND B HAVE COUNT
A2 L = A2; % SHIFT (RA;RA+1) LEFT ONE POSITION
COMP 1 = SAR
BMAR + 1 = MAR2; MIR
IF NOT COV THEN INC; JUMP
ASR
BMAR R = A3
B = SAR; 2 = LIT
A3 + LIT = B
REGSTACK - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

SET LC2
RWMFIELD - 1 = CPCR
B L = BR2
COMP 8 = SAR
EMULIN - 1 = CPCR
B = SAR; 255 = LIT
IF LC2 THEN LIT AND B = MIR; SKIP; % LS BYTE OF Y
B R = MIR; % MS BYTE OF Y
AEOM - 1 = CPCR; % TEST IF A EQUAL K; B="A", A2="H"
REGSTACK - 1 = CPCR
BMI
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
IF LC2 THEN STEP ELSE SKIP; % LC2 SET BY AEOM ROUTINE
OPCODE - 1 = MPCR
A2 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B + 1 = MIR; % RM = MAR2
EOUTPUT - 1 = CPCR; % R = (R(H))
OPCODE - 1 = CPCR; % MIR = (R(M)) + 1

```

```

03118000 0
03119000 0
03120000 0
03121000 0
03122000 0
03123000 0
03124000 0
03125000 0
03126000 0
03127000 0
03128000 0
03129000 0
03130000 0
03131000 0
03132000 0
03133000 0
03134000 0
03135000 0
03136000 0
03137000 0
03138000 0
03139000 0
03140000 0
03141000 0
03142000 0
03143000 0
03144000 0
03145000 0
03146000 0
03147000 0
03148000 0
03149000 0
03150000 0
03151000 0
03152000 0
03153000 0
03154000 0
03155000 0
03156000 0
03157000 0
03158000 0
03159000 0
03160000 0
03161000 0
03162000 0
03163000 0
03164000 0
03165000 0
03166000 0
03167000 0
03168000 0
03169000 0
03170000 0
03171000 0
03172000 0
03173000 0
03174000 0
03175000 0
03176000 0
03177000 0

```

```

0920 5F90 00C0 0000 0060
0920 4809 C640 0040 C0FC
092E 132C 00C0 0000 00C0
092F 4809 0000 0000 C0F0
0930 4824 00C0 0000 C0FC

0931 133C 0000 0000 0040
0932 1340 0000 0000 C040
0933 3000 0000 0000 C040
0934 135C 0000 0000 C040

0935 4809 0C40 8800 00F0
0936 80F0 00C0 0000 C080
0937 4809 2C55 0800 C0F0
0938 51C0 0000 0000 C060
0939 2F30 0000 0000 C060
093A 4809 0C40 2C00 00F0
093B 4809 E156 0800 00F0
093C 00F0 0000 0000 00E0
093D 4809 0C5E 0000 80F0
093E 4809 00C1 0800 00F0
093F 4809 0C5C 0800 C0F0
0940 2F50 0000 0000 C060
0941 200C 0000 0000 0060
0942 56E0 0000 0000 0040

0943 4809 2C56 0800 00F0
0944 00F0 0000 0000 C0E0
0945 51C0 0000 0000 0060
0946 2F30 0000 0000 C060

0947 4805 0C41 0C10 C0F0
0948 0000 0000 0000 C030
0949 60E0 0000 0000 0060
094A 4809 0C40 0000 00F0
094B 1C80 0000 0000 0060
094C 51C0 0000 0000 0060
094D 2F50 0000 0000 0060
094E 4809 0000 0000 C0F0
094F 200C 0000 0000 0060
0950 3808 0000 0000 C0FC
0951 56E0 0000 0000 0040
0952 4809 0000 0800 C0F0
0953 51C0 0000 0000 0060
0954 2F30 0000 0000 0060
0955 4809 0C45 0000 00F0
0956 2F50 0000 0000 0060
0957 56E0 0000 0000 0040

0958 5700 0000 0000 C060
0959 946C 0000 0000 C040

OPCODE05: XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP05F - 1 = AMPCR
STEP
EXEC

OP05F: OP050 - 1 = MPCR
OP051 - 1 = MPCR
FAULT - 1 = MPCR
OP053 - 1 = MPCR

OP050: B R = B
4 = SAR, 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
FINPUT - 1 = CPCR
R = A2
A1 AND LIT = B
15 = LIT
-B = SAR
0001 L = B
A2 OR B = MIR, B
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

OP051: LIT AND B = B
15 = LIT
REGSTACK - 1 = CPCR
FINPUT - 1 = CPCR

LOINX1: B L = BR2
COMP B = SAR
EMULIN - 1 = CPCR
B = MIR
AEM - 1 = CPCR
REGSTACK - 1 = CPCR
EOUTPUT - 1 = CPCR
RMI
SETCCA - 1 = CPCR
IF LC2 THEN STEP ELSE SKIP
OPCODE - 1 = MPCR
A2 = B
REGSTACK - 1 = CPCR
FINPUT - 1 = CPCR
P + 1 = MIR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

OP053: RMXFIELD - 1 = CPCR
.LOINX1 - 1 = MPCR

```

```

% THIS ROUTINE ANALYZES THE 05 OPCODE
%
%
% SBR, SET BIT 1 -> (R(A))
% B = :A: FIELD
% MAR2 = RA
% B = (R(A))
% B = :M: FIELD
% VARIABLE SHIFT AMOUNT FOR LEFT SHIFT
% SET 1 INTO (R(A))M AND STORE INTO MIR
% MODIFIED (R(A)) -> RA
% LXI, LOAD AND INDEX BY 1,
% TYPE RI(2)
% B = :M: FIELD
% MAR2 = RM
% (R(M)) = YM = R
%
% B = (YM) OR (Y)
% MIR = (YM) OR (Y)
% IS A EQUAL M, B="A", A2 = "M"
% RA = MAR2
% (Y) OR (YM) -> RA
% (Y) OR (YM) -> P
% LC2 SET IN AEM
% B = (R(H))
% MIR = (R(M)) + 1
% LXI, LOAD AND INDEX BY 1
% TYPE RX
% B = Y
% LOAD AND INDEX BY 1
%

```

```

03178000 0
03179000 0
03180000 0
03181000 0
03182000 0
03183000 0
03184000 0
03185000 0
03186000 0
03187000 0
03188000 0
03189000 0
03190000 0
03191000 0
03192000 0
03193000 0
03194000 0
03195000 0
03196000 0
03197000 0
03198000 0
03199000 0
03200000 0
03201000 0
03202000 0
03203000 0
03204000 0
03205000 0
03206000 0
03207000 0
03208000 0
03209000 0
03210000 0
03211000 0
03212000 0
03213000 0
03214000 0
03215000 0
03216000 0
03217000 0
03218000 0
03219000 0
03220000 0
03221000 0
03222000 0
03223000 0
03224000 0
03225000 0
03226000 0
03227000 0
03228000 0
03229000 0
03230000 0
03231000 0
03232000 0
03233000 0
03234000 0
03235000 0
03236000 0
03237000 0

```

```

095A 5F90 0003 0030 0060
095B 4809 C640 0040 00F0
095C 1360 0003 0070 00C0
095D 4809 0000 0000 00F0
095E 4824 0000 0070 00F0

095F 137C 0000 0000 0040
0960 138C 0000 0000 0040
0961 30C0 0000 0000 0040
0962 139C 0000 0070 0040

0963 4809 0040 0070 00F0
0964 80F0 00C0 0030 0080
0965 4809 2056 0000 00F0
0966 510C 00C0 0070 0060
0967 2F30 00C0 0000 0060
0968 4809 0040 2000 00F0
0969 4809 E156 0070 00F0
096A 00FC 0000 0030 00E0
096B 4809 205E 0030 80F0
096C 02C0 00C0 0070 00E0
096D 4809 0009 8000 00F0
096E 4809 CC56 0030 00F0
096F 2F50 00C0 0000 0060
0970 56EC 0000 0000 0040

0971 4809 2056 0030 00F0
0972 00F0 0000 0000 00E0
0973 510C 0000 0000 0060
0974 2F30 0000 0000 0060
0975 482C 00C0 0070 0060

0976 1C8C 00C0 0070 0060
0977 48C9 0000 0070 00FC
0978 3806 00C0 0000 00F0
0979 56E0 00C0 0030 0040
097A 510C 00C0 0070 0060
097B 2F30 0000 0000 0060
097C 4809 2040 0030 00F0
097D 00C0 00C0 0000 00C0
097E 2F50 00C0 0000 0060
097F 56E0 0000 0000 0060

0980 5700 0000 0000 0060
0981 482C 00C0 0070 0060
0982 3750 0000 0070 0040

0983 5F90 0003 0070 0060
0984 4809 C640 0030 00F0
0985 13AC 00C0 0070 00C0
0986 48C9 0000 0000 00F0
0987 4824 0000 0070 00F0

```

* THIS ROUTINE ANALYZES THE 06 OPCODE
*
* ZBRJ ZERO BITJ C -> (R(A))M
*
* R = B
* 4=SARJ 15=LIT
* LIT AND B = B
* REGSTACK - 1 = CPCR
* EINPUT - 1 = CPCR
* B = A2
* A3 AND LIT = 9
* 15 = LIT
* LIT - B = SAR
* 32 = LIT
* B110 C = B
* A2 AND B = MIR,B
* EOUTPUT - 1 = CPCR
* OPCODE - 1 = CPCR

* THIS ROUTINE ANALYZES THE 07 OPCODE
*
* LIT AND B = B
* 15 = LIT
* REGSTACK - 1 = CPCR
* EINPUT - 1 = CPCR
* LDBLE - 1 = CPCR
* A2 = B
* IF L02 THEN STEP ELSE SKIP * :A1 = :M:
* OPCODE - 1 = MPCR
* REGSTACK - 1 = CPCR
* EINPUT - 1 = CPCR
* LIT + B = MIR
* 2 = LIT
* EOUTPUT - 1 = CPCR
* OPCODE - 1 = CPCR

* THIS ROUTINE ANALYZES THE 07 OPCODE
*
* RHMFIELD - 1 = CPCR
* LDBLE - 1 = CPCR
* LDINX2 - 1 = MPCR
*
* OPCODE - 1 = CPCR
* A2 + AMPCR = AMPCR
* STEP
* EXEC

```

0988 139C 0000 0070 C040
0989 13C0 00C0 0000 C040
098A 3000 00C0 0070 C040
098B 13D0 00C0 0070 C040

098C 4809 0C40 8E00 C0FF
098D 80F0 C0C0 C0C0 C080
098E 4809 2C55 0B70 C0F0
098F 31C0 0000 0000 C060
0990 2F30 C0C0 0000 C060
0991 4809 0C40 2070 C0F0
0992 4809 E155 F070 C0F0
0993 30F0 00C0 00C0 C0E0
0994 4809 0C40 0070 C0F0
0995 4809 C0C0 A070 C0F0
0996 4809 C0C0 0C00 C0F0
0997 5808 00C0 0070 C0F0
0998 13E0 C0C3 0070 C040
0999 4809 2C52 0000 C0F0
099A 6C19 1809 8070 C0FC
099B 4809 1813 80C0 C0F0
099C 0C00 00C0 00C0 C01C
099D 4809 AC56 4000 C0F0
099E 66EC 0003 00C0 C040

099F 4809 2C52 000C C0F0
09A0 6C19 18C1 8000 C0F0
09A1 4809 18C1 8070 C0FC
09A2 0000 00C0 0000 C01C
09A3 4809 AC5C 4000 C0F0
09A4 66EC 0000 0000 C040

09A5 4809 2C55 080C C0F0
09A6 00C0 00C0 0C00 C0E0
09A7 51C0 0000 C000 C060
09A8 2F30 00C0 0C00 C060
09A9 4809 0C40 20C0 C0FC
09AA 4809 0C41 0010 C0FC
09AB 00C0 0000 0C00 C030
09AC 60EC 0000 C000 C060
09AD 4809 A0C0 C000 C0F0
09AE 00C0 0000 0C00 C020
09AF 4809 A0C1 4000 C0F0
09B0 4809 AC5C 4000 C0FC
09B1 4809 C0C0 2070 C0F0
09B2 4809 C001 0C10 C0F0
09B3 0000 C000 0C70 C030
09B4 60EC 0000 0070 C060
09B5 4809 0C41 0C50 C0FC
09B6 0000 C000 00C0 C020
09B7 4809 2001 1C70 C0F0
09B8 3070 00C0 0070 C08C
09B9 4809 20C1 00C0 C0F0
09BA 0700 0000 00C0 C040
09BB 4809 EC5C 0B70 C0F0

0P070:
0P070: 0P070 - 1 = MPCR
0P071 - 1 = MPCR
FAULT - 1 = MPCR
0P073 - 1 = MPCR

B R = B
4 = SAR; 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = A2
A3 AND LIT = B
15 = LIT
R = SAR
A2 R = A2
A2

IF LST THEN STEP ELSE SKIP % TEST BIT
TEST1 - 1 = MPCR
LIT EQL B = B
IF TRUE THEN B010 C = 0; SKIP % SET 00 INTO CC BITS
B011 C = B
8 = SAR
A1 AND B = A1
OPCODE - 1 = MPCR

LIT EQL B
IF TRUE THEN B101 C = B; SKIP % SET 11 IN BOTH LC BITS
B100 C = B
8 = SAR
A1 OR B = A1
OPCODE - 1 = MPCR

LIT AND B = B
15 = LIT
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = A2
B L = BR2
COMP B = SAR
EYULIN - 1 = CPCR
A1 R = A1
16 = SAR
A1 L = A1
A1 OR B = A1
A2 + 1 = A2
A2 L = BR2
COMP B = SAR
EYULIN - 1 = CPCR
B L = MIR
COMP 16 = SAR
LIT L = A3
7 = LIT; COMP 29 = SAR
LIT L = B
112 = LIT; COMP 16 = SAR
A3 OR B = B

% CBRI COMPARE BIT; TEST BIT M DF RA FOR
% ZERO
% ISOLATE :M: FIELD
% SHIFT COMPARE BIT TO LS POSITION
% TEST FOR I TRUE
% BIT POSITION 157
% SET 00 INTO CC BITS
% SINGLE BIT SET TO 0
% SET 0 OR 00 INTO CC BITS
% BIT POSITION 157
% SET 11 IN BOTH LC BITS
% SET 1 INTO LS BIT OF CC
% SET 1 OR 11 INTO CC BIT
% LPI; LOAD PSW (INDIRECT)
% (Y*,Y**+I,Y**?) -> P,SRI,ER2
% RM = MAR2
% E = (R(M)) = Y*
% STORE B IN A2
% Y* = BR2 OR Y = ER2
% B = (Y*) OR (Y)
% PAR = (Y) OR (Y*)
% NEXT SEQ Y OR Y*
% (Y**+J) OR (Y**+I) = B
% STORE B INTO UHW OF NTR
% CREATE BIT MASK FOR LOADER TOGGLES
% STORE MASK FOR LOWER SRI INTO R
% CREATE FULL WORD MASK OF I:S

```

```

098C 4809 0C42 1D97 00F0
098D 4809 EC56 0E30 00F0
098E 4809 E0F2 0E20 00F0
098F 4809 AC56 1D97 00F0
0990 4809 EC5C 7E7C 00F0
0991 4809 A0E1 4F00 00F0
0992 0000 0000 0000 0000
0993 4809 A000 C000 00F0
0994 4809 AC5C 4C00 00F0
0995 4809 C0C0 2070 00F0
0996 4809 C001 0C10 00F0
0997 0000 0000 0000 0000
0998 50E0 0000 0000 0000
0999 4809 0C40 2030 00F0
099A 4809 2070 001C 00F0
099B 0220 0000 0000 0000
099C 2F30 0000 0000 0000
099D 4809 0C40 8000 00F0
099E 0000 0000 0000 0000
099F 4809 0C41 0B00 00F0
0900 4809 CC5C 0E30 00F0
0901 2F50 0000 0000 0000
0902 66E0 0000 0000 0000

0903 5700 0000 0000 0000
0904 7A8C 0000 0000 0000

0905 5F9C 0000 0000 0000
0906 4809 C640 0000 0000
0907 13FC 0000 0000 0000
0908 4809 0000 0000 0000
0909 4824 0000 0000 0000

09DA 1400 0000 0000 0000
09DB 3000 0000 0000 0000
09DC 1410 0000 0000 0000
09DD 1420 0000 0000 0000

09DE 2380 0000 0000 0000
09DF 4809 0C40 0000 0000
09E0 4809 E0C3 0B70 00F0
09E1 2280 0000 0000 0000
09E2 4809 0C40 1D70 00F0
09E3 4809 0C40 0000 0000
09E4 4809 E0C3 8B80 00F0
09E5 2000 0000 0000 0000
09E6 2F50 0000 0000 0000
09E7 66E0 0000 0000 0000

0973:
RXHFIEFD - 1 = CPCR
LPSW - 1 = MPCCR

OPCODE10:
XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP10F - 1 = AMPCR
STEP
EXEC

OP10F:
OP100 - 1 = MPCCR
FAULT - 1 = MPCCR
OP102 - 1 = MPCCR
OP103 - 1 = MPCCR

OP100:
CONTENTISRM - 1 = CPCR
E = MIR
A3 = B
CONTENTISRA - 1 = CPCR
B = A3, BMI
R = SAR
A3 R = MIR, B
SETCCA - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCCR

0P102:

```

```

NOT B = A3, BMI
A3 AND B = MIR
NOT A3 = B
A1 AND B = A3, BMI
A3 OR B = B
A1 L = A1
COMP 16 = SAR
A1 R = A1
A1 OR R = A1
A2 + 1 = A2
A2 L = BR2
COMP B = SAR
EMULIN - 1 = CPCR
R = A2
LIT = MAR2
STATUS2 = LIT
EINPUT - 1 = CPCR
B R = B
16 = SAR
B L = B
A2 OR B = MIR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCCR

```

```

% MASK FOR (RA)
% MASK OFF (RA), STORE IN MIR
% MASK FOR A1 (PSW)
% MASK OFF SAVED PART OF A1 INTO A2
% CREATE NEW A1 VALUE FROM (R(A))
% CLEAR UHM OF A1
% RESTORE A1
% NEXT SEQ Y OR Y#
% (Y#*2) OR (Y+2) = B
% SR2 = MAR2
% B = (STATUS2)
% ISOLATE UPPER 16 BITS OF STATUS2
% CREATE NEW STATUS2
% LPI LOAD PSM
% (Y#*1,Y+2) -> P*SR1,SR2
% B = Y
% LOGICAL RIGHT SHIFT
% RETURNS "F" IN A2
%
%
% RR TYPE LOGICAL RIGHT SHIFT
% SHIFT (R(A)) RIGHT BY THE LS 5 BITS
% IN (R(M)), ZERO FILL, AND SET CC
% (R(M)) INTO B
% MIR USED AS TEMP FOR (R(A))
% (R(A)) INTO B, R(A) IN PS WORD OF A3
% SAR HOLDS BITS 0-5 OF (R(M))
% SET CONDITION BITS
% WRITE NEW (R(A))
%
%
% RK TYPE LOGICAL RIGHT SINGLE SHIFT

```

```

00E8 433C 0000 0000 0060
00E9 4809 0C43 0030 00F0
00EA 4809 1156 0830 00F0
00EB 0070 0000 0000 00E0
00EC 4809 0C52 0030 00F0
00ED 6C19 0003 08D0 00F0
00EE 218C 0000 0000 0060
00EF 4809 0C40 2000 00F0
00F0 4809 0C40 0C90 00F0
00F1 4809 0C03 0800 00F0
00F2 228C 0000 0000 0060
00F3 4809 0C40 1030 00F0
00F4 4809 0C40 0030 00F0
00F5 4809 0C00 0830 00F0
00F6 2F5C 0000 0000 0060
00F7 200C 0000 0000 0060
00F8 56E0 0000 0000 0040

00E9 4849 0000 0030 0060
00FA 570C 0000 0030 0060
00FB 4809 0C41 0010 00F0
00FC 0000 0000 0000 0030
00FD 4809 0F40 0070 00F0
00FE 50EC 0000 0000 0060
00FF 4809 0C40 0030 00F0
0100 4809 0C00 0030 00F0
0101 228C 0000 0000 0060
0102 4809 2057 1000 00F0
0103 0000 0000 0000 0030
0104 380B 0000 0000 00F0
0105 143C 0000 0000 0040
0106 4809 0C41 0070 00F0
0107 0C00 0000 0070 0010
0108 4809 0C40 8800 00F0
0109 4809 0000 9000 00F0
010A 0000 0000 0000 0010
010B 4809 0371 1030 00F0
010C 4809 0C5C 0080 00F0
010D 1440 0000 0070 0040

010E 4809 0C40 8800 40F0
010F 0000 0000 0000 0010
0110 4809 0C41 0B30 40F0
0111 4809 0000 9070 00F0
0112 4809 0C5C 0C90 00F0
0113 4809 0000 0070 20F0
0114 4809 0F43 0010 00F0
0115 61EC 0000 0000 0060
0116 66E0 0000 0070 0040

0117 5F90 0000 0070 0060
0118 4809 0C40 0030 00F0
0119 145C 0000 0070 0040

% SHIFT (R(A)) RIGHT Y BITS 0-5 PLACES
% ZERO FILL AND SET CC
% Y INTO B
% ISOLATE "M" FIELD
% (R(H)) INTO B
% TRANSFER (R(M)) INTO A2
% Y INTO MIR
% INSTRUCTION INTO B
% (R(A)) INTO B
% (R(A)) INTO A3
% (Y0-5) INTO SAR
% PERFORM SHIFT
% SET APPROPRIATE CONDITION BITS
%
% RX TYPE BYTE STORE
% (R(A)) BITS 0-7 INTO Y BYTE
% LC2 USED AS BYTE OPERATION FLAG
% Y ADDR INTO P
% Y INTO BE2
% STORE Y
% (Y) INTO B
% (Y) INTO MIR
% RESTORE INSTRUCTION INTO B
% (R(A)) INTO B
% (R(A)) BITS (0-7) INTO 2ND LSB OF A3
% (Y) INTO B
% IF LC2 THEN STEP ELSE SKIP % IF LC2 SET, PUT BYTE INTO
% LS BYTE OF Y
% CLEAR THE MS BYTE OF B
% PUT (R(A)) -BITS 0-7 INTO 2ND LS BYTE
% IN A3
% MIR CONTAINS NEW (Y)
% USED AS A "60 10"
% (R(A)) BITS 7-7 INTO LS BYTE OF A3
% CLEAR LS BYTE OF B
% (R(A)) BITS 7-7 INTO LS BYTE OF A3
% MIR CONTAINS NEW (Y)
% REFERENCE RRI
% Y INTO BR2
% WRITE INTO R(A)
%
% RIGHT SHIFT AND STORE
% "F" INTO A2

```

```

IFETCH - 1 = CPCR
R = MIR
A3 AND LIT = R
IS = LIT
C EOL B
IF TRUE THEN 0 = B1 SKIP
CONTENTSRM - 1 = CPCR
B = A2, BHI
A2 + B = MIR
A3 = B
CONTENTSRM - 1 = CPCR
R = A3, BHI
B = SAR
A3 R = MIR, B
EQUIPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

SET LC2
RXMFIELD - 1 = CPCR
B L = BR2
COMP B = SAR
EMAR = BR1
EMULIN - 1 = CPCR
B = MIR
A3 = B
CONTENTSRM - 1 = CPCR
LIT AND B L = A3, BHI
255 = LIT, COMP B = SAR
% (Y) INTO B
IF LC2 THEN STEP ELSE SKIP
LS103 - 1 = MPCR
B L = B, CSAR
COMP 24 = SAR
B R = B
A3 R = A3, CSAR
B = SAR
A3 L = A3
A3 OR B = MIR
CNT103 - 1 = MPCR

LS103:
B R = B, CSAR
B = SAR
R L = B, CSAR
A3 R = A3
A3 OR B = MIR
EMAR = BR2
EMULOUT - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE11:
XFCODE - 1 = CPCR
A2 + AMPCCR = AMPCCR
OPIIF - 1 = AMPCCR

```

```

0A1A 4809 00C0 0070 00F0
0A1B 4824 00C0 0030 00F0

0A1C 146C 0003 0030 0040
0A1D 147C 0000 0030 0040
0A1E 148C 0000 0030 0040
0A1F 1490 0000 0030 0040

0A20 2380 0003 0000 0060
0A21 4809 0C40 0050 00F0
0A22 4809 00C0 0030 00F0
0A23 2280 00C0 0000 0060
0A24 4809 0C40 1000 00F0
0A25 4809 00C0 9030 40F0
0A26 30C0 00C0 0000 0010
0A27 48C9 0000 0070 00F0
0A28 58C9 0000 0000 00F0
0A29 4809 00C0 9000 00F0
0A2A 4809 0C40 2000 00F0
0A2B 4809 0002 0070 00F0
0A2C 4809 0C40 0030 00F0
0A2D 0000 0003 0000 0020
0A2E 2C09 00C0 1000 00F0
0A2F 4809 0000 0030 80F0
0A30 4809 0000 0000 00F0
0A31 1809 0C40 0070 00F0
0A32 0000 0003 0030 0020
0A33 4809 0C40 0030 00F0
0A34 2F5C 0000 0070 0060
0A35 2000 0000 0000 0060
0A36 66E0 00C0 0070 0040

0A37 2280 0003 0000 0060
0A38 4809 0C40 0030 00F0
0A39 2380 0003 0000 0060
0A3A 4809 0C40 0010 00F0
0A3B 0000 0000 0070 0030
0A3C 61EC 0003 0070 0060
0A3D 66E0 0003 0070 0040

0A3E 4809 2056 0070 00F0
0A3F 00F0 0000 0070 00EC
0A40 4809 0052 0070 00F0
0A41 6819 0000 0000 00F0
0A42 2380 0003 0030 0060
0A43 4809 0C40 0030 00F0
0A44 0000 0003 0070 0020
0A45 4809 005C 1000 00F0
0A46 633C 0000 0000 0060

0P11F:
0P110 - 1 = MPCR
0P111 - 1 = MPCR
0P112 - 1 = MPCR
0P113 - 1 = MPCR

0P110:
CONTENTS RM - 1 = CPCR
B = MIR
A3 = B
CONTENTS RA - 1 = CPCR
B = A3, BMI
A3 C = A3, CSAR
15 = SAR
IF LST THEN SET LC1
A3 C = A3
B = A2
NOT 0 = B
P L = B
16 = SAR
IF LC1 THEN A3 OR B = A3
A2 = SAR
A3 R = B
B L = B
COMP 16 = SAR
D R = B, MIR
OUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

0P111:
CONTENTS RA - 1 = CPCR
B = MIR
CONTENTS RM - 1 = CPCR
B L = BR2
COMP B = SAR
EMULOUT - 1 = CPCR
UPCODE - 1 = MPCR

0P112:
LIT AND B = 6
15 = LIT
B EOL 0
IF TRUE THEN SKIF
CONTENTS RM - 1 = CPCR
B L = B
COMP 16 = SAR
A3 OR R = A3
IFETCH - 1 = CPCR

03478C00 D
03479C00 C
03480C00 D
03481C00 F
03482C00 D
03483C00 D
03484C00 D
03485C00 F
03486C00 D
03487C00 D
03488C00 D
03489C00 D
03490C00 D
03491C00 D
03492C00 D
03493C00 D
03494C00 D
03495C00 D
03496C00 C
03497C00 D
03498C00 D
03499C00 C
03500C00 D
03501C00 D
03502C00 D
03503C00 D
03504C00 D
03505C00 D
03506C00 D
03507C00 D
03508C00 D
03509C00 D
03510C00 D
03511C00 D
03512C00 D
03513C00 D
03514C00 D
03515C00 D
03516C00 D
03517C00 C
03518C00 D
03519C00 D
03520C00 C
03521C00 D
03522C00 D
03523C00 D
03524C00 D
03525C00 D
03526C00 E
03527C00 C
03528C00 C
03529C00 D
03530C00 D
03531C00 D
03532C00 D
03533C00 C
03534C00 D
03535C00 D
03536C00 C
03537C00 D

% RR TYPE ALG RIGHT SINGLE SHIFT
% SHIFT R(A) RIGHT (R(M)) (0-5)
% SIGN FILL AND SET CC
% (R(M)) INTO B
% TEMP STORAGE
% PUT INSTR BACK INTO B
% (R(A)) INTO B
% (R(A)) INTO A3, (R(M)) INTO B
% POS. SIGN BIT OF (R(A)) INTO LS BIT

% FLAG FOR A NEG. (R(A))
% RESTORE A3
% A2 CONTAINS (R(M))
% FILL B WITH ALL 1'S
% B = 1111/0000

% SAR CONTAINS (R(M)) (0-5)
% PERFORM ALG SHIFT
% CLEAR UHM B

% RESTORE (R(A))
% WRITE NEW (R(A))
% ARITHMETIC CC SETTING (ENTER WITH B)

% RI TYPE 2 STORE, (R(A)) INTO Y*
% (R(A)) INTO B, (R(A)) INTO MS A3
% TEMP STORAGE OF (R(A))
% Y* INTO B

% (R(A)) INTO Y*

% RK TYPE, ALG, RIGHT SINGLE SHIFT
% SHIFT (R(A)) RIGHT Y (0-5)
% SIGN FILL, AND SET CC
% ISOLATE "M" FIELD

% A3 = (R(P))/INSTRUCTION
% Y INTO B

```


0A76	51C0	00C3	0000	006C	REGSTACK - 1 = CPCR	% ADDR OF R(A) INTO MAR2	03598000	D
0A77	4809	0F41	0070	00F0	BHAR L = BR1	% SAVE R(A)	03599600	C
0A78	0000	0000	0000	003C	COMP 8 = SAR		03600C00	D
0A79	2F30	00C0	0000	0060	INPUT - 1 = CPCR	% (R(A)) INTO B	03601E00	C
0A7A	4809	0C41	2070	00F0	B L = A2	% TEMP STORAGE OF (R(A))	03602E00	C
0A7B	001C	0003	0030	00AC	COMP 16 = SAR; 1 = LIT	% R(A+1)	03603600	C
0A7C	4809	2F5C	001C	00F0	LIT OR BHAR = MAR2	% (R(A+1)) INTO B	03604600	C
0A7D	2F30	0003	0000	006C	INPUT - 1 = CPCR	% A2 = (R(A))/(R(A+1))	03605600	D
0A7E	4809	0C5C	2030	00F0	A2 OR B = A2	% A2 ISOLATE *M* FIELD	03606600	C
0A7F	4809	E156	0030	00F0	A3 AND LIT = B		03607600	D
0A80	00F0	00C0	0000	00EC	15 = LIT	% R(M) INTO MAR2	03608600	D
0A81	51C0	0003	0000	0060	REGSTACK - 1 = CPCR	% (R(M)) INTO B	03609600	D
0A82	2F30	0000	0020	0060	INPUT - 1 = CPCR	% (R(M)) ((-5) INTO SAR	03610600	D
0A83	4809	0C40	0070	00F0	B = SAR	% A2 HAS SHIFTED (R(A))/(R(A+1))	03611600	D
0A84	49C9	C000	0070	00F0	A2 R = A2; B; SET LCI	% SET THE CONDITION BITS	03612600	D
0A85	200C	0000	0000	0060	SETCCA - 1 = CPCR	% REFERENCE BR1	03613600	D
0A86	4809	00C0	0000	20F0	ASR	% ADDR OF R(A) INTO MAR2	03614600	D
0A87	4809	0F43	001C	00F0	BHAR R = MAR2		03615600	D
0A88	0000	00C3	0070	001C	B = SAR	% (R(A)) INTO MIR	03616600	D
0A89	4809	C0C0	0030	00F0	A2 R = MIR		03617600	D
0A8A	0000	0000	0000	0020	16 = SAR	% WRITE OUT SHIFTED (R(A))	03618600	D
0A8B	2F5C	00C0	0030	0060	OUTPUT - 1 = CPCR		03619600	D
0A8C	4809	C0E1	2030	00F0	A2 L = A2		03620600	D
0A8D	0010	C003	0030	00AC	COMP 16 = SAR; 1 = LIT	% (R(A+1)) INTO MIR	03621600	D
0A8E	4809	C0C0	0030	00F0	A2 R = MIR	% R(A+1)	03622600	C
0A8F	4809	2F5C	001C	00F0	LIT OR BHAR = MAR2	% R(A+1)	03623600	C
0A90	2F5C	0003	0020	0060	OUTPUT - 1 = CPCR		03624600	D
0A91	66E0	00C0	0030	004C	OPCODE - 1 = MPCR		03625600	D
0A92	2280	00C3	0070	0060		% RI TYPE 2 STORE DOUBLE	03626600	D
0A93	4809	C0C3	0030	00EC		% (R(A),R(A+1)) INTO Y*, Y*+1	03627600	D
0A94	238C	00C3	0030	0060	CONTENTSRM - 1 = CPCR	% (R(A)) INTO B, R(A) INTO HS WORD A3	03628600	C
0A95	4809	0C41	001C	00F0	B L = BR2	% TEMP STORAGE FOR (R(A))	03629600	C
0A96	0000	0000	0070	0030	COMP 8 = SAR	% (R(M)) INTO B	03630600	C
0A97	51EC	00C3	0000	0060	EMULOUT - 1 = CPCR		03631600	C
0A98	4809	0F46	0030	00FC	BHAR + 1 = MIR	% (R(A)) INTO Y*	03632600	D
0A99	4809	E0C0	9000	40F0	A3 R = A3; CSAR	% TEMP HOLDER FOR Y* + 1	03633600	C
0A9A	0CF0	0003	0000	00AC	15 = SAR; 15 = LIT		03634600	D
0A9B	4809	E0DC	001C	00FC	A3 OR 1 = MAR2	% R(A+1)	03635600	D
0A9C	2F3C	00C0	0000	0060	INPUT - 1 = CPCR	% (R(A+1)) INTO B	03636600	C
0A9D	4809	0C43	1000	00F0	B = A3	% TEMP STORAGE OF (R(A))	03637600	C
0A9E	4809	00C0	0030	00F0	BH1		03638600	D
0A9F	4809	E0C0	0030	00F0	A3 = MIR	% ADDR OF Y* + 1	03639600	D
0AA0	4809	0C41	0010	00F0	B L = BR2		03640600	D
0AA1	0000	0000	0070	0030	COMP 8 = SAR		03641600	D
0AA2	51EC	00C0	0030	0060	EMULOUT - 1 = CPCR		03642600	C
0AA3	66EC	00C0	0000	0040	OPCODE - 1 = MPCR		03643600	D
0AA4	633C	0003	0000	0060		% RK TYPE LOGICAL RIGHT DOUBLE SHIFT	03644600	D
0AA5	4809	0C41	0020	00FC	IFETCH - 1 = CPCR	% SHIFT (R(A), R(A+1)) RIGHT Y(0-5)	03645600	D
0AA6	0CF0	00C0	0000	00AC	16 = SAR; 15 = LIT	% ZERO-FILL AND SET CC	03646600	D
0AA7	4809	E0C0	1000	00F0	A3 OR B = A3	% *Y* INTO B	03647600	D
0AA8	4809	E156	0030	00F0	A3 AND LIT = B	% A3 HOLDS *Y*/INSTRUCTION	03648600	D
						% ISOLATE *M* FIELD	03649600	D
							03650600	D
							03651600	D
							03652600	D
							03653600	D
							03654600	D
							03655600	D
							03656600	D
							03657600	D

0P121:

0P122:

0AA9	4809	0C52	0000	C0FC	B EOL 0		02658C00	D
0AAA	6809	00C0	0070	00F0	IF TRUE THEN SET LC1; SKIP ELSE STEP		03659C00	D
0AAB	238C	00C0	0C30	0060	CONTENTS RM - 1 = CPCR	% R(A+1) INTO B	03660C00	F
0AAC	4809	E000	A000	00F0	A3 R = A2	% Y* INTO A2	03661000	F
0AAD	0000	0000	0030	0020	15 = SAR		03662000	F
0AAE	4809	CC40	2000	00F0	A2 + B = A2		03663000	D
0AAF	4809	E000	A800	00FC	A3 R = B		03664000	D
0AB0	8000	0000	0000	0000	4 = SAR		03665000	D
0AB1	4809	2C55	0E30	00F0	LIT AND B = B	% ISOLATE *A* FIELD	03666000	D
0AB2	00F0	00C0	0C30	00E0	15 = LIT		03667000	D
0AB3	51CC	00C0	0000	0060	REGSTACK - 1 = CPCR		03668000	D
0AB4	2F3C	C0C0	0000	C060	EINPUT - 1 = CPCR	% R(A+1) INTO B	03669000	D
0AB5	4809	0F41	0020	00F0	BMAR L = BMAR	% SAVE ADDR OF R(A) IN BMAR	03670000	D
0AB6	0000	0000	0030	0030	COMP 8 = SAR		03671000	D
0AB7	4809	0C41	1070	00F0	5 L = A3		03672000	D
0AB8	0010	0000	0000	00A0	16 = SAR; 1 = LIT	% R(A+1) INTO MS A3	03673000	D
0ABA	2F3C	0000	0000	0060	LIT OR BMAR = MAR2	% R(A+1)	03674000	D
0ABB	4809	ED5C	0B70	00F0	EINPUT - 1 = CPCR	% R(A+1) INTO B	03675000	D
0ABC	4809	C000	0000	20F0	A3 OR B = B	% B = (R(A))/(R(A+1))	03676000	D
0ABD	49C9	C040	A000	00F0	A2 = SAR	% Y (C-5) INTO SAR	03677000	D
0ABE	2000	00C0	0020	C060	P R = B; A2; SET LC1	% PERFORM RIGHT SHIFT OF Y (C-5)	03678000	D
0ABF	4809	C000	8C30	00F0	SETCCA - 1 = CPCR	% SET THE CONDITION BITS	03679000	D
0AC0	0000	00C0	0000	0020	A2 R = MIR	% SHIFTED (R(A)) INTO MIR	03680000	D
0AC1	4809	00C0	0000	20F0	16 = SAR		03681000	D
0AC2	4809	0F40	8010	00F0	ASR	% REFERENCE PRI	03682000	D
0AC3	0000	00C0	0000	0010	BMAR R = MAR2	% ADDR OF R(A)	03683000	D
0AC4	2F5C	00C0	0030	C06C	8 = SAR		03684000	D
0AC5	4809	2F5C	0010	00F0	EINPUT - 1 = CPCR	% WRITE NEW R(A)	03685000	D
0AC6	0010	00C0	0030	00A0	LIT OR BMAR = MAR2	% R(A+1)	03686000	D
0AC7	4809	C001	2C00	00FC	1 = LIT; 16 = SAR		03687000	C
0AC8	4809	C0C0	8C30	00FC	A2 L = A2	% ISOLATE (R(A+1))	03688000	D
0AC9	2F50	00C0	0000	0060	A2 R = MIR	% WRITE NEW (R(A+1))	03689000	D
0ACA	56E0	00C0	0000	00A0	OPCODE - 1 = MPCR		03690000	D
0ACB	5700	0000	0030	0060			03691000	D
0ACC	4809	0C40	0030	00F0	RXFHELD - 1 = CPCR	% STORE DOUBLE	03692000	C
0ACD	4809	E0C0	9000	00F0	B = MIR	% STORE (R(A)) INTO Y, (R(A+1)) INTO Y+1	03693000	D
0ACE	8000	0000	0070	0000	A3 R = A3	% Y INTO B	03694000	D
0ACF	4809	E156	0E20	C0F0	4 = SAR	% TRANSFER Y TO MIR	03695000	D
0AD0	00F0	0000	0000	00EC	A3 AND LIT = B		03696000	D
0AD1	51CC	00C0	0000	0060	15 = LIT	% ISOLATE *A* FIELD	03701000	D
0AD2	2F30	00C0	0000	C060	REGSTACK - 1 = CPCR	% ADDR OF R(A) INTO MAR2	03702000	D
0AD3	4809	0C40	0030	C0F0	EINPUT - 1 = CPCR	% R(A) INTO E	03703000	C
0AD4	4809	0F40	1070	C0F0	B = MIR;EMI	% R(A) INTO MIR, Y INTO E	03704000	D
0AD5	4809	0C41	0010	C0F0	BMAR = A3	% SAVE ADDR OF R(A) IN A3	03705000	D
0AD6	0000	0000	0030	C030	B L = BR2		03706000	D
0AD7	61CC	0000	0000	0060	COMP 8 = SAR		03707000	D
0AD8	4809	E0C0	0010	C0F0	EMULOUT - 1 = CPCR	% WRITE (R(A)) INTO Y	03708000	D
0AD9	0010	C0C0	0000	00E0	LIT OR BMAR = A2	% Y + 1 ADDRESS	03709000	D
0ADA	4809	E0C0	0010	C0F0	1 = LIT		03710000	D
0ADB	2F30	0000	0000	C060	A3 OR 1 = MAR2	% ADDR OF R(A+1)	03711000	C
0ADC	4809	0C40	0030	C0FC	EINPUT - 1 = CPCR	% R(A+1) INTO B	03712000	C
0ADD	4809	C0C1	0010	C0F0	B = MIR		03713000	D
0ADE	0000	C0C0	0000	C030	A2 L = BR2	% ADDR OF Y + 1	03714000	D
0ADF	61E0	0000	0000	C060	COMP 8 = SAR		03715000	D
0AE0	66E0	00C0	0000	00A0	EMULOUT - 1 = CPCR		03716000	D
					OPCODE - 1 = MPCR		03717000	D

OP123:

03778C00 D
 03779C00 C
 03780C00 D
 03781C00 D
 03782C00 D
 03783C00 D
 03784C00 C
 03785C00 D
 03786C00 D
 03787C00 D
 03788C00 D
 03789C00 D
 03790C00 U
 03791C00 D
 03792C00 D
 03793C00 D
 03794C00 D
 03795C00 U
 03796C00 D
 03797C00 D
 03798C00 D
 03799C00 D
 03800C00 D
 03801C00 D
 03802C00 U
 03803C00 D
 03804C00 C
 03805C00 D
 03806C00 D
 03807C00 D
 03808C00 D
 03809C00 C
 03810C00 D
 03811C00 D
 03812C00 C
 03813C00 D
 03814C00 D
 03815C00 D
 03816C00 D
 03817C00 D
 03818C00 D
 03819C00 C
 03820C00 D
 03821C00 D
 03822C00 D
 03823C00 D
 03824C00 C
 03825C00 C
 03826C00 D
 03827C00 D
 03828C00 D
 03829C00 D
 03830C00 C
 03831C00 D
 03832C00 D
 03833C00 D
 03834C00 D
 03835C00 D
 03836C00 D
 03837C00 D

15 = LIT
 B EOL 0
 IF TRUE THEN SKIP
 CONTENTSRM - 1 = CPCR
 B L = B
 16 = SAR
 A3 OR B = A3
 IFETCH - 1 = CPCR
 A3 R = A2
 16 = SAR
 A2 + B = A2
 A3 R = B
 4 = SAR/ 15 = LIT
 LIT AND B = B
 REGSTACK - 1 = CPCR
 INPUT - 1 = CPCR
 R L = A3
 COMP 16 = SAR
 BMAR L = BR1
 COMP B = SAR ; 1 = LIT
 LIT OR BMAR = MAR2
 INPUT - 1 = CPCR
 A3 OR B = A3
 A3
 IF MST THEN SET LC2
 A2 = SAR
 A3 R = A3; B; SET LC1
 SETCCA - 1 = CPCR
 IF LC2 THEN B111 L = B; SKIP
 0 = B
 A3 OR B = A3
 ASR
 BMAR R = MAR2
 8 = SAR
 A3 R = MIR
 16 = SAR
 OUTPUT - 1 = CPCR
 COMP 16 = SAR; 1 = LIT
 LIT OR BMAR = MAR2
 A3 L = A3
 A3 R = MIR, B
 OUTPUT - 1 = CPCR
 OPCODE - 1 = MPCR
 IFETCH - 1 = CPCR
 B L = BR1
 COMP 8 = SAR
 A3 AND LIT = A2
 4 = SAR/ 15 = LIT
 A3 R = A3
 A3 AND LIT = B; MIR
 A2 - B = B
 IF NOT MST THEN R + 1 = B; SKIP
 LIT + B = B
 17 = LIT
 - B L = A3; B; MI
 COMP 16 = SAR
 % CHECK "M" FOR 0
 % (R(M)) INTO B
 % A3 = (R(M))/INSTRUCTION
 % "Y" INTO B
 % (R(M)) INTO A2
 % Y INTO A2
 % ISOLATE "A"
 % "A" INTO B
 % ADDR OF R(A) INTO MAR2
 % (R(A)) INTO B
 % TEMP STORAGE OF (R(A))
 % SAVE ADDR OF R(A) IN BR1
 % R(A+1)
 % (R(A+1)) INTO B
 % A3 = (R(A))/(R(A+1))
 % (Y(0-5)) INTO SAR
 % SHIFT (R(A))/(R(A+1))
 % SET THE CONDITION BITS
 % PERFORM SIGN FILL
 % REFERENCE BR1
 % ADDR OF R(A) INTO MAR2
 % PX TYPE STORE MULTIPLE
 % (R(A)),...R(M)) INTO Y,...Y+M-A+1
 % Y INTO B
 % SAVE Y IN BR1
 % "M" INTO A?
 % "A" INTO B; MIR
 % CHECK IF "M" < "A"
 % SKIP
 % CALCULATE 16 + (M-A) + 1
 % A3 IS NEG CTR, B HOLDS "A"

0P0E 00F0 0000 0000 00E0
 0P0F 4809 0C52 0000 00F0
 0B10 6819 0000 0C70 00F0
 0B11 2380 0000 0C70 0060
 0B12 4809 0C41 0000 00F0
 0B13 0000 0000 0C00 0020
 0B14 4809 0C5C 1C30 00F0
 0B15 5330 0000 0C70 0060
 0B16 4809 0C00 0C30 00F0
 0B17 0000 0000 0C30 0020
 0B18 4809 0C40 2C30 00F0
 0B19 4809 0C00 8C30 00F0
 0B1A 90FC 0000 0C00 0080
 0B1B 4809 2C56 0C30 00F0
 0B1C 5100 0000 0C70 0060
 0B1D 2F30 0000 0000 0060
 0B1E 4809 0C41 1C70 00F0
 0B1F 0000 0000 0C20 0020
 0B20 4809 0C41 0C20 00F0
 0B21 0010 0000 0C70 0060
 0B22 4809 2F5C 0010 00F0
 0B23 2F30 0000 0C30 0060
 0B24 4809 0C5C 1030 00F0
 0B25 4809 0C00 0070 00F0
 0B26 4A49 0000 0000 00F0
 0B27 4809 0C00 0000 00F0
 0B28 49C9 0000 9800 00F0
 0B29 2000 0000 0C70 0060
 0B2A 3C19 0019 0B00 00F0
 0B2B 4809 0000 0C70 00F0
 0B2C 4809 0C5C 1070 00F0
 0B2D 4809 0000 0070 20F0
 0B2E 4809 0C43 8010 00F0
 0B2F 0000 0000 0C70 0060
 0B30 4809 0C00 8030 00F0
 0B31 0000 0000 0000 0020
 0B32 2F50 0000 0070 0060
 0B33 0010 0000 0030 00A0
 0B34 4809 2F5C 0010 00F0
 0B35 4809 0C00 1000 00F0
 0B36 4809 0C00 8B30 00F0
 0B37 2F50 0000 0C70 0060
 0B38 66E0 0000 0000 00A0
 0B39 5330 0000 0000 0060
 0B3A 4809 0C41 0C20 00F0
 0B3B 0000 0000 0000 0030
 0B3C 4809 0E56 2070 00F0
 0B3D 90FC 0000 0C70 0080
 0B3E 4809 0E00 9C30 00F0
 0B3F 4809 0E55 0B30 00F0
 0B40 4809 0C5E 0B30 00F0
 0B41 4419 0C46 0E00 00F0
 0B42 4809 2C40 0070 00F0
 0B43 3110 0000 0000 00E0
 0B44 4809 0C5F 1000 00F0
 0B45 0000 0000 0070 0020

0P133:

```

C046 51C0 0000 0000 0060
C047 2F3C 00C0 0000 C060
C048 4809 0F46 021C C0F0
C049 4809 E0C0 9030 00F0
C04A 00C0 00C0 0070 C020
C04B 4809 E0C1 1C00 00F0
C04C 4809 EF5C 1020 00F0
C04D 4809 0C40 0030 20F0
C04E 4809 0F43 0010 00F0
C04F 61E0 C0C0 0C70 0060
C050 4809 0F46 001C 00F0
C051 4809 0F41 0C20 00F0
C052 00C0 00C0 0070 C030
C053 4809 00C1 089C 00F0
C054 00C0 0000 003C C020
C055 4809 E040 1C00 00F0
C056 4809 E156 08CC 00F0
C057 01F0 0000 0000 00E0
C058 4809 E0C0 0070 00F0
C059 480B 00C0 0070 00F0
C05A 945C 00C0 0070 004C
C05B 56E0 00C0 0000 C040

C061 1540 0C00 003C 0040
C062 3000 00C0 003C 0040
C063 1550 00C0 0000 0040
C064 156C 00C0 0000 C04C

C065 2380 00C0 0000 0060
C066 4809 0C40 0030 C0F0
C067 4809 E0C0 089C 00F0
C068 2280 00C0 0000 0060
C069 4809 0C40 2020 00F0
C06A 4809 2C55 0830 C0F0
C06B 03E0 0000 0030 C0E0
C06C 4809 2C59 0030 C0FF
C06D 010C 0000 0C70 C0E0
C06E 7819 0C00 0070 00F0
C06F 157C 00C0 0070 0040
C070 4809 0C5E 0030 80FC
C071 4809 C0C1 20C0 C0F0
C072 4809 C0C3 90C0 C0FC
C073 00C0 0000 0030 0020
C074 4809 C0C1 2030 C0FC
C075 4809 C0C0 8B90 C0FC
C076 4809 E0C2 0000 00FC
C077 63C9 0000 0000 C0F0

SIMU:  REGSTACK - 1 = CPCR
        INPUT - 1 = CPCR
        BMAR + 1 = MAR2
        A3 R = A3
        16 = SAR
        A3 L = A3
        A3 OR BMAR = A3
        B = MIR/ASR
        BMAR = BR2
        EMULOUT - 1 = CPCR
        BMAR + 1 = MAR2
        BMAR L = BR1
        COMP B = SAR
        I L = B
        COMP 16 = SAR
        A3 + B = A3
        A3 AND LIT = B
        31 = LIT
        A3
        IF MST THEN STEP ELSE SKIP % IF CTR NEG, FETCH NEXT R(A+X)
        STMU - 1 = MPCR
        OPCODE - 1 = MPCR

        X
        X
        X ALGEBRAIC LEFT SHIFT
        X "F" INTO A2
        X
        X
        X
        X RR TYPE ALG LEFT SHIFT (REGISTER)
        X SHIFT (RCA) LEFT (R(M)) (C-5) PLACES
        X ZERO FILL, SET CC AND SET OVERFLOW BIT
        X (R(M)) INTO B
        X TEMP STORAGE
        X PUT INSTR BACK INTO B
        X (R(A)) INTO B
        X (R(A)) INTO A2, (R(M)) INTO P
        X MASK BITS 0-5
        X CHECK FOP SHIFT >= 16
        X SHIFT >= 16
        X PERFORM LEFT SHIFT
        X PUT DIGITS SHIFTED OUT IN A3
        X CLEAR UHM A2
        X SHIFTED (R(A)) INTO MIR
        NOT A3
        IF NOT ABT THEN SET LCI % FLAG FOR SETTING OV BIT

OPCODE14:
XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OPINF - 1 = AMPCR
STEP
EXEC

OP14F:  OP140 - 1 = MPCR
        FAULT - 1 = MPCR
        OP142 - 1 = MPCR
        OP143 - 1 = MPCR

OP140:
CONTENISM - 1 = CPCR
B = MIR
A3 = B
CONTENISRA - 1 = CPCR
B = A2, BMI
LIT AND B = B
A3 = LIT
LIT LEO R
16 = LIT
IF FALSE THEN SKIP
CI40 - 1 = MPCR
-B = SAR
A2 L = A2
A2 R = A2
16 = SAR
A2 L = A2
A2 R = MIR, P
NOT A3
IF NOT ABT THEN SET LCI % FLAG FOR SETTING OV BIT

```

```

0P78 502C 09C0 0C00 0060
0P79 2000 0C00 0000 0060
0P7A 2F50 00C0 0000 0060
0P7B 56E0 0000 0000 0060
0P7C 4809 C012 0000 0060
0P7D 53C9 00C0 0000 0060
0P7E 502C 0000 0000 0060
0P7F 4809 00C0 0000 0060
0P80 21B0 0000 0000 0060
0P81 2F50 0000 0000 0060
0P82 56E0 0000 0000 0060

0P83 5330 0000 0C00 0060
0P84 4809 0C40 0000 0060
0P85 4809 E156 0000 0060
0P86 00FC 0000 0000 0060
0P87 4809 0C52 0000 0060
0P88 5819 0000 0C70 0060
0P89 2380 0000 0000 0060
0P8A 4809 0C40 203C 0060
0P8B 4809 0C40 009C 0060
0P8C 4809 E000 9000 0060
0P8D 90FC 0000 0C70 0060
0P8E 4809 E156 0000 0060
0P8F 5100 00C0 0000 0060
0P90 2F30 0000 0000 0060
0P91 4809 0C40 2070 0060
0P92 4809 2056 0000 0060
0P93 03FC 0000 0000 0060
0P94 4809 2058 0000 0060
0P95 0100 00C0 0000 0060
0P96 7819 0000 0C00 0060
0P97 1580 0000 0000 0060
0P98 4809 0C5E 0000 0060
0P99 4809 0C61 2000 0060
0P9A 4809 0000 9000 0060
0P9B 0000 0000 0000 0060
0P9C 4809 0001 2070 0060
0P9D 4809 0000 829C 0060
0P9E 4809 E002 0000 0060
0P9F 63C9 0000 0000 0060
0PA0 5020 0000 0000 0060
0PA1 2000 00C0 0000 0060
0PA2 2F50 0000 0000 0060
0PA3 56E0 0000 0000 0060
0PA4 4809 C012 0000 0060
0PA5 53C9 0000 0000 0060
0PA6 502C 0000 0C70 0060
0PA7 4809 0000 0000 0060
0PA8 21B0 0000 0000 0060
0PA9 2F50 0000 0000 0060
0PAA 56E0 0000 0000 0060

C140:
OVBIT - 1 = CPCR
SETCCA - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR
A2 EOL 0
IF FALSE THEN SET LC1
OVBIT - 1 = CPCR
O = MIR
SETOC - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

IFETCH - 1 = CPCR
B = MIR
A3 AND LIT = 0
15 = LIT
C EOL B
IF TRUE THEN SKIP
CONTENTSRM - 1 = CPCR
B = A2, BHI
A2 + B = MIR
A3 R = A3
4 = SAR, 15 = LIT
A3 AND LIT = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = A2, BHI
LIT AND P = P
63 = LIT
LIT LE0 B
15 = LIT
IF FALSE THEN SKIP
C142 - 1 = MFGR
-B = SAR
A2 L = A2
A2 R = A3
16 = SAR
A2 L = A2
A2 R = MIR, B
NOT A3
IF NOT ABT THEN SET LC1
OVBIT - 1 = CPCR
SETCCA - 1 = CPCF
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR
A2 EOL 0
IF FALSE THEN SET LC1
OVBIT - 1 = CPCR
C = MIR
SETOC - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

C142:
OVBIT - 1 = CPCR
SETCCA - 1 = CPCF
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR
A2 EOL 0
IF FALSE THEN SET LC1
OVBIT - 1 = CPCR
C = MIR
SETOC - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

0P142:
% RR TYPE ALG LEFT SINGLE SHIFT
% SHIFT (R(A)) LEFT Y (0-5) PLACES
% ZERO FILL AND SET CC, SET OVERFLOW BIT
% *Y* INTO B
% *Y* INTO MIR
% ISOLATE *H*
% CHECK FOR 0, *M* FIELD
% (R(M)) INTO B
% (R(R)) INTO A2, *Y* INTO E
% Y INTO MIR
% ISOLATE *A*
% R(A) INTO MAR2
% (R(A)) INTO P
% (R(A)) INTO A2, Y INTO B
% ISOLATE SHIFT AMOUNT
% IS SHIFT AMOUNT > 16 ?
% SHIFT > 16
% PERFORM REQUIRED LEFT SHIFT
% PUT LEFT SHIFTED BITS INTO A3
% CLEAR UHW OF A2
% NEW (R(A)) INTO MIR, B
% CHECK FOR A ZERO (R(A))
% SET THE OV BIT
% PREPARE TO WRITE 0 INTO R(A)
% RX TYPE BYTE STORE INDEX
% (R(A)) BITS 0-7 INTO Y BYTE

0P143:
% RR TYPE ALG LEFT SINGLE SHIFT
% SHIFT (R(A)) LEFT Y (0-5) PLACES
% ZERO FILL AND SET CC, SET OVERFLOW BIT
% *Y* INTO B
% *Y* INTO MIR
% ISOLATE *H*
% CHECK FOR 0, *M* FIELD
% (R(M)) INTO B
% (R(R)) INTO A2, *Y* INTO E
% Y INTO MIR
% ISOLATE *A*
% R(A) INTO MAR2
% (R(A)) INTO P
% (R(A)) INTO A2, Y INTO B
% ISOLATE SHIFT AMOUNT
% IS SHIFT AMOUNT > 16 ?
% SHIFT > 16
% PERFORM REQUIRED LEFT SHIFT
% PUT LEFT SHIFTED BITS INTO A3
% CLEAR UHW OF A2
% NEW (R(A)) INTO MIR, B
% CHECK FOR A ZERO (R(A))
% SET THE OV BIT
% PREPARE TO WRITE 0 INTO R(A)
% RX TYPE BYTE STORE INDEX
% (R(A)) BITS 0-7 INTO Y BYTE

```

```

0848 4849 00C3 0000 0060
08AC 5700 0000 0000 0060
08AD 4809 0C41 0020 0060
08AE 0000 00C3 0000 0030
08AF 4809 E000 0000 0060
08B0 2200 00C0 0070 0060
08B1 4809 2055 0090 0060
08B2 0000 00C3 0000 0060
08B3 2300 0000 0000 0060
08B4 4809 0245 0B70 00FF
08B5 4809 0C40 0030 0060
08B6 2F50 00C0 0000 0060
08B7 4809 0C40 1000 00FC
08B8 4809 0000 0000 20FF
08B9 4809 0F43 0010 00FC
08BA 5000 0000 0070 0060
08BB 3800 00C3 0000 0060
08BC 1590 00C0 0000 0060
08BD 4809 0C41 0B30 40FF
08BE 0000 00C0 0030 0010
08BF 4809 0C40 8800 0060
08C0 4809 E0C1 1000 0060
08C1 0000 0000 0000 0030
08C2 4809 E05C 0090 0060
08C3 4809 0F41 0010 0060
08C4 0000 0000 0030 0030
08C5 5100 0000 0000 0060
08C6 5600 0000 0000 0040
08C7 4809 0C40 8F00 40FF
08C8 4809 0C41 0B00 00FC
08C9 4809 E05C 0090 0060
08CA 4809 0F41 0010 0060
08CB 5100 0000 0070 0060
08CC 5600 0000 0000 0040

08CD 5F90 0000 0000 0060
08CE 4809 C640 0090 0060
08CF 1540 0000 0070 0060
08D0 4809 00C0 0000 00FC
08D1 4824 0000 0000 00FC

08D2 1500 00C0 0000 0040
08D3 1500 0000 0000 0040
08D4 1500 0000 0000 0040
08D5 1500 0000 0070 0040

08D6 2300 0000 0090 0060
08D7 4809 0C40 0030 0060
08D8 4809 E0C0 0B00 0060
08D9 2200 0000 0000 0060
08DA 4809 0C40 2000 0060
08DB 4809 0001 2000 0060
08DC 03F0 00C3 0000 0040
08DD 4809 CCFC 2030 0060

% (R(H)) + 1 INTO P(H)
% BYTE INSTRUCTION FLAG
% Y ADDR INTO E
% TEMP STORAGE OF Y ADDR
% (R(H)) + 1 INTO P(H)
% (R(H)) + 1 INTO MIR, (R(A)) INTO B
% MOVE (R(A)) BITS 0-7 TO LS BYTE OF A3
% Y ADDR INTO ER2
% (Y) INTO B
% IF LC2 THEN STEP ELSE SKIP % IF LC2, PUT BYTE INTO LS BYTE
% SET UP BR2 FOR EMULOUT
% CLEAR LS BYTE OF B
% SET UP FOR EMULOUT
% *F* INTO A2
% RR TYPE CIRCULAR SINGLE SHIFT
% SHIFT (R(A)) LEFT CIRCULARLY (R(H))
% BITS 0-5 AND SET CC
% (R(H)) INTO B
% (R(A)) INTO B
% A2 = (R(A))/(R(A)), (R(H)) INTO E

```

```

04018000 D
04019000 D
04020000 D
04021000 D
04022000 C
04023000 D
04024000 D
04025000 C
04026000 C
04027000 D
04028000 D
04029000 D
04030000 D
04031000 D
04032000 D
04033000 D
04034000 D
04035000 D
04036000 D
04037000 D
04038000 D
04039000 D
04040000 D
04041000 D
04042000 D
04043000 D
04044000 D
04045000 C
04046000 C
04047000 C
04048000 D
04049000 D
04050000 D
04051000 D
04052000 D
04053000 D
04054000 D
04055000 D
04056000 D
04057000 C
04058000 D
04059000 D
04060000 D
04061000 D
04062000 D
04063000 D
04064000 D
04065000 D
04066000 D
04067000 D
04068000 D
04069000 D
04070000 D
04071000 D
04072000 D
04073000 D
04074000 C
04075000 D
04076000 D
04077000 D

```

LIT AND B = A3
SAVE
A3 GEO LIT
16 = LIT
IF TRUE THEN A3+ NOT LIT + 1 = A3+ JUMP
A3 = B
LIT - B = SAR
A2 C = B
B L = B
16 = SAR
B R = MIR, B
EDUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

% SET THE CONDITION BITS
%
%
% RI TYPE 2 STORE AND INDEX BY 1
% (R(A)) INTO Y, (R(M)) + 1 INTO R(M)
% (R(M)) INTO B
% Y+ INTO B R1
%
% (R(A)) INTO B
% (R(A)) INTO Y+
% (R(M)) + 1
% ISOLATE *M* FIELD
% MAR2 = ADDR OF R(M)
% (R(A)) + 1 INTO R(M)
%
%
%
% RK TYPE CIRCULAR LEFT SINGLE SHIFT
% SHIFT (R(A)) Y (C-5) PLACES AND SET CC
% ISOLATE *M*

LIT AND B = B
15 = LIT
P. EQ 0
IF TRUE THEN SKIP
CONTENTSRM - 1 = CPCR
B L = B
A3 OR B = A3
IFETCH - 1 = CPCR
A3 R = A2
16 = SAR
A2 + B = A2
A2 AND LIT = MIR
63 = LIT, 4 = SAR
A3 R = A3
A3 AND LIT = B
15 = LIT
REGSTACK - 1 = CPCR
EDINPUT - 1 = CPCR
B L = A3
COMP 16 = SAR, 16 = LIT
A3 OR B = A2
PHI
B = A3

OP151:

OP152:

```

04018000 D
04019000 D
04020000 D
04021000 D
04022000 C
04023000 D
04024000 D
04025000 C
04026000 C
04027000 D
04028000 D
04029000 D
04030000 D
04031000 D
04032000 D
04033000 D
04034000 D
04035000 D
04036000 D
04037000 D
04038000 D
04039000 D
04040000 D
04041000 D
04042000 D
04043000 D
04044000 D
04045000 C
04046000 C
04047000 C
04048000 D
04049000 D
04050000 D
04051000 D
04052000 D
04053000 D
04054000 D
04055000 D
04056000 D
04057000 C
04058000 D
04059000 D
04060000 D
04061000 D
04062000 D
04063000 D
04064000 D
04065000 D
04066000 D
04067000 D
04068000 D
04069000 D
04070000 D
04071000 D
04072000 D
04073000 D
04074000 C
04075000 D
04076000 D
04077000 D

```

LIT AND B = A3
SAVE
A3 GEO LIT
16 = LIT
IF TRUE THEN A3+ NOT LIT + 1 = A3+ JUMP
A3 = B
LIT - B = SAR
A2 C = B
B L = B
16 = SAR
B R = MIR, B
EDUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

% SET THE CONDITION BITS
%
%
% RI TYPE 2 STORE AND INDEX BY 1
% (R(A)) INTO Y, (R(M)) + 1 INTO R(M)
% (R(M)) INTO B
% Y+ INTO B R1
%
% (R(A)) INTO B
% (R(A)) INTO Y+
% (R(M)) + 1
% ISOLATE *M* FIELD
% MAR2 = ADDR OF R(M)
% (R(A)) + 1 INTO R(M)
%
%
%
% RK TYPE CIRCULAR LEFT SINGLE SHIFT
% SHIFT (R(A)) Y (C-5) PLACES AND SET CC
% ISOLATE *M*

LIT AND B = B
15 = LIT
P. EQ 0
IF TRUE THEN SKIP
CONTENTSRM - 1 = CPCR
B L = B
A3 OR B = A3
IFETCH - 1 = CPCR
A3 R = A2
16 = SAR
A2 + B = A2
A2 AND LIT = MIR
63 = LIT, 4 = SAR
A3 R = A3
A3 AND LIT = B
15 = LIT
REGSTACK - 1 = CPCR
EDINPUT - 1 = CPCR
B L = A3
COMP 16 = SAR, 16 = LIT
A3 OR B = A2
PHI
B = A3


```

0C42 2F30 00C9 0070 0060
0C43 4809 0C5E 0030 80FC
0C44 4809 0000 9070 00F0
0C45 4809 0002 0030 00F0
0C46 5309 00C0 0070 00F0
0C47 302F 0000 0000 0060
0C48 4809 0C5E 0030 80FC
0C49 4709 0001 2030 00F0
0C4A 200C 0000 0000 0060
0C4B 4809 00C0 0070 20FC
0C4C 4809 0F43 801C 00F0
0C4D 0000 0070 0000 0010
0C4E 4809 00C0 8030 00F0
0C4F 0000 0000 0000 0020
0C50 2F50 00C0 0070 0060
0C51 0010 00C0 0070 00A0
0C52 4809 0001 2000 00F0
0C53 4809 00C0 8030 00F0
0C54 4809 2F50 001C 00F0
0C55 2F50 00C0 0030 0060
0C56 56EC 0000 0000 0040

```

0P161:

```

0C57 238C 0000 0070 0060
0C58 4809 0C41 0020 80FC
0C59 002C 0000 0000 0080
0C5A 4809 2040 0090 00F0
0C5B 4809 0F41 001C 00F0
0C5C 51E0 0000 0000 0060
0C5D 4809 0000 8000 00F0
0C5E 30FC 0000 0000 0080
0C5F 4809 2056 0030 00F0
0C60 51C0 0000 0070 0060
0C61 4809 00C0 0070 00F0
0C62 228C 0000 0000 0060
0C63 4809 0040 0030 00F0
0C64 4809 00C0 0070 20F0
0C65 4809 0F43 0010 00F0
0C66 51E0 0000 0000 0060
0C67 4809 0C47 0020 80FC
0C68 0000 0000 0000 0030
0C69 4809 0F43 801C 00F0
0C6A 001C 0000 0000 00A0
0C6B 4809 2F50 001C 00F0
0C6C 2F30 00C0 0070 0060
0C6D 4809 0040 0030 00F0
0C6E 4809 0F43 0010 20F0
0C6F 4809 0F43 0010 00F0
0C70 51E0 0000 0070 0060
0C71 56E0 0000 0000 0040

```

0P162:

```

0C72 4809 2055 0070 00F0
0C73 00FC 0000 0000 00EC

```

```

FINPUT - 1 = CPCR
-B = SAR
A2 R = A3
NOT A3
IF NOT A3 THEN SET LCI
OVBIT - 1 = CPCR
-B = SAR
A2 L = A2, B; SET LCI
SETCCA - 1 = CPCR
ASR
BMAR R = MAR2
B = SAR
A2 R = MIR
15 = SAR
FOUTPUT - 1 = CPCR
COMP 16 = SAR, 1 = LIT
A2 L = A2
A2 R = MIR
LIT OR BMAR = MAR2
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

```

```

X (R(M)) INTO B
X FOR OVERFLOW TEST
X SET OVERFLOW BIT
X REFERENCE BR1
X WRITE OUT SHIFTED (R(A))
X (R(A+1))
X RI TYPE 2 STORE AND INDEX BY 2
X (R(A),R(A+1)) INTO Y*, Y*+1
X (R(M)) + 2 INTO R(M)
X (R(M)) INTO B
X Y* INTO (RI)
X (R(M)) + 2 INTO R(M)
X ISOLATE *A*
X (R(A)) INTO E
X REFERENCE BR1
X (R(A)) INTO Y*
X ADDR OF Y* + 1
X (R(A+1))
X (R(A+1)) INTO B
X REFERENCE BR1
X (R(A+1)) INTO Y* + 1
X
X PK TYPE ALG LEFT DOUBLE SHIFT
X SHIFT (R(A),R(A+1)) LEFT Y (0-5) PLACES
X ZERO FILL, SET CC AND SET OVERFLOW BIT
X ISOLATE *M*

```

```

CC74 4809 0C52 0C00 00F0
CC75 6819 0C00 0C30 00F0
CC76 238C 0000 0C30 00F0
CC77 48C9 0C41 0B3C 00F0
CC78 0000 0F0D 0C0C 0020
CC79 4809 EC5C 1C2F 00F0
CC7A 633C 0000 0000 0060
CC7B 4809 E06D AC30 00F0
CC7C 000C 00C0 003F 0020
CC7D 4809 0C4D 0C9D 00F0
CC7E 4809 E0C0 903C 00F0
CC7F 30F0 000D 0C0C 0080
CC80 4809 E155 0B70 00F0
CC81 51C0 0000 0020 0060
CC82 4809 0F41 002C 00F0
CC83 0000 0000 0000 0030
CC84 2F3C 0000 003C 0060
CC85 4809 0C41 1C70 00F0
CC86 001C 0000 007C 00A0
CC87 4809 2F5C 061C 00F0
CC88 2F3C 0000 0020 0060
CC89 4809 EC5C 2000 00F0
CC8A 4809 0C5E 0000 80F0
CC8B 4809 C000 903C 00F0
CC8C 4809 E002 0000 00F0
CC8D 51C9 0000 0000 00F0
CC8E 502C 0000 000C 006C
CC8F 4809 0C5E 0000 80F0
CC90 49C9 C001 1B70 00F0
CC91 2000 0000 0000 006C
CC92 4809 E0C1 2000 00F0
CC93 0000 0000 0C0C 002C
CC94 4809 C000 803C 00F0
CC95 2F50 0000 007C 006C
CC96 4809 E0C0 803C 00F0
CC97 4809 0000 9000 20F0
CC98 4809 0F4D 801C 00F0
CC99 0C00 0000 007C 0010
CC9A 2F5C 0000 0000 0060
CC9B 56E0 0000 000C 00A0

CC9C 570C 0000 0C30 006C
CC9D 4809 0C41 0C20 00F0
CC9E 0000 0000 0C7C 0030
CC9F 238C 0000 007C 0060
CCA0 4809 2C40 003C 00F0
CCA1 002C 0000 0C3C 00E0
CCA2 2F50 0000 0C90 0060
CCA3 4809 E0C0 9000 00F0
CCA4 80FC 0000 000C 008C
CCA5 4809 E156 0B00 00F0
CCA6 51C0 0000 0000 0060
CCA7 2F3C 0000 0000 0060
CCA8 4809 0C4D 0C90 00F0
CCA9 4809 2F5C 1C70 00F0
CCAA 001C 0000 000C 00E0

0 EQL B
IF TRUE THEN SKIP
CONTENTSHP - 1 = CPCR % (R(H)) INTO B
B L = B
16 = SAR
A3 OR B = A3 % A3 = (R(H))/INSTRUCTION
IFETCH - 1 = CPCR % "Y" INTO B
A3 R = A2 % Y INTO MIR
15 = SAR % ISOLATE "A"
A2 + B = MIR % TEMP STORAGE OF R(A)
A3 R = A3 % (R(A)) INTO B
4 = SAR; 15 = LIT
A3 AND LIT = B
REGSTACK - 1 = CPCR
RMAR L = BR1
COMP B = SAR
EINPUT - 1 = CPCR
R L = A3
COMP 16 = SAR; 1 = LIT
LIT OR BMAR = MAR2
EINPUT - 1 = CPCR
A3 OR B = A2; BM1
-B = SAR
A2 R = A3
NOT A3
IF NOT ABT THEN SET LC1
06BIT - 1 = CPCR % SET THE OVERFLOW BIT
-B = SAR % SHIFT AMOUNT
A2 L = A3; 15 = LIT % PERFORM SHIFT
SETCCA - 1 = CPCR % SET THE CONDITION BITS
A3 L = A2 % (R(A+1)) INTO MS WORD OF A2
COMP 16 = SAR
A2 R = MIR % (R(A+1)) INTO MIR
A3 R = MIR % REFERENCE BR1
BMAR R = MAR2
B = SAR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

RXMFIELD - 1 = CPCR % RX TYPE STORE AND INDEX [Y 2
R L = BR1 % (R(A),R(A+1)) INTO Y, Y+1
COMP B = SAR % (R(H)) + 2 INTO R(H)
LIT + B = MIR % Y INTO B
2 = LIT % TEMP STORAGE OF Y INTO BR1
EOUTPUT - 1 = CPCR % (R(H)) + 2 INTO R(H)
A3 R = A3
4 = SAR; 15 = LIT
A3 AND LIT = B
REGSTACK - 1 = CPCR % ISOLATE "A"
EINPUT - 1 = CPCR % ADDR OF R(A) INTO MAR2
B = MIR % (R(A)) INTO E
LIT OR BMAR = A3 % R(A+1)
1 = LIT

```

0P163:

04258C00 D
 04259C00 D
 04260C00 D
 04261C00 D
 04262C00 D
 04263C00 D
 04264C00 D
 04265C00 D
 04266C00 D
 04267C00 D
 04268C00 D
 04269C00 D
 04270C00 D
 04271C00 D
 04272C00 D
 04273C00 D
 04274C00 D
 04275C00 D
 04276C00 D
 04277C00 D
 04278C00 D
 04279C00 D
 04280C00 D
 04281C00 D
 04282C00 D
 04283C00 D
 04284C00 D
 04285C00 D
 04286C00 D
 04287C00 D
 04288C00 D
 04289C00 D
 04290C00 D
 04291C00 D
 04292C00 D
 04293C00 D
 04294C00 D
 04295C00 D
 04296C00 D
 04297C00 D
 04298C00 D
 04299C00 D
 04300C00 D
 04301C00 D
 04302C00 D
 04303C00 D
 04304C00 D
 04305C00 D
 04306C00 D
 04307C00 D
 04308C00 D
 04309C00 D
 04310C00 D
 04311C00 D
 04312C00 D
 04313C00 D
 04314C00 D
 04315C00 D
 04316C00 D
 04317C00 D

% REFERENCE RRI
 % ADDR OF Y INTO GR2
 % (R(A)) INTO Y
 % ADDR OF Y + 1

% (R(A+1)) INTO B

% REFERENCE BRI

% (R(A+1)) INTO Y+1

%

% *F* INTO A2

%

%

% RR TYPE CIRCULAR DOUBLE LEFT SHIFT
 % SHIFT (R(A),R(A+1)) LEFT CIRCULARLY
 % (R(M)) (0-5) PLACES AND SET CC
 % (R(M)) INTO B

% TEMP STORAGE OF R(A)

% R(A+1)

% (R(A)) INTO B

% A3 HAS (R(A)) IN MS WORD

% (R(A+1)) INTO B

% A3 = (R(A))/(R(A+1))

% COMP OF (R(M)) (0-5)

% PERFORM SHIFT

% SET THE CONDITION BITS

% (R(A+1)) INTO B

% (R(A+1)) INTO MIR

% WRITE SHIFTED (R(A+1))

% REFERENCE PRI

ASR
 BMAR = BR2
 EMULOUT - 1 = CPCR
 BMAR + 1 L = RRI
 COMP 8 = SAR
 A3 = MAR2
 EINPUT - 1 = CPCR
 B = MIR

ASR
 BMAR = BR2
 EMULOUT - 1 = CPCR
 OP CODE - 1 = MP CR

OPCODE17: XFCODE - 1 = CPCR
 A2 + AMP CR = AMP CR
 OP17F - 1 = AMP CR
 STEP
 EXEC

OP170: OP170 - 1 = MP CR
 OP171 - 1 = MP CR
 OP172 - 1 = MP CR
 OP173 - 1 = MP CR

OP170:

CONTENISRM - 1 = CPCR
 B = A2

A3 R = B
 N = SARY 15 = LIT
 LIT AND B = B

REGSTACK - 1 = CPCR
 BMAR L = BRI

COMP 8 = SARY 1 = LIT
 LIT OR BMAR = MAR2
 EINPUT - 1 = CPCR

BMAR + 1 = MAR2
 B L = A3

COMP 16 = SAR
 EINPUT - 1 = CPCR

A3 OR B = A3
 NOT A2 = A2

A2 + 1 = SAR
 A3 C = A3 B SET LCI

SETCCA - 1 = CPCR
 A3 L = B

COMP 16 = SAR
 R R = MIR

EINPUT - 1 = CPCR
 ASR

BMAR R = MAR2
 B = SAR

A3 R = MIR
 16 = SAR
 EINPUT - 1 = CPCR
 OP CODE - 1 = MP CR

CCAB 4809 00C0 C000 20FC
 CCAC 4809 0F43 0C1C 00F0
 CCAD 61E0 0000 000F 0060
 CCAE 4809 0F47 0020 C0F0
 CCAF 0000 00C3 0030 0030
 CCBO 4809 00D3 001C 00F0
 CC91 2F3C 0003 0030 006C
 CC82 4809 0C4C 0030 00F0
 CC83 4809 0C43 0C1C 00F0
 CC84 4809 0C43 0C1C 00F0
 CC85 61E0 C000 0000 006C
 CC86 66E0 C000 0C7C C040

CC87 5F9C 0000 000C 0060
 CC88 4809 C640 0030 C0F0
 CC89 1640 C000 0030 C0C0
 CC8A 4809 00C0 0030 00F0
 CC8D 4824 00C3 0000 C0FC

CC8C 1650 00C0 0000 004C
 CC8D 1660 0000 0070 004C
 CC8E 167C 00C0 003C C040
 CC8F 168C 00C0 0C7C C040

CC90 2380 C003 00C0 C060
 CC91 4809 C040 0000 C0F0
 CC92 4809 E000 8000 C0F0
 CC93 90F0 00C3 0000 0080
 CC94 4809 2C56 0B70 00F0
 CC95 51CC 00C0 C000 0060
 CC96 4809 0F41 0020 00F0
 CC97 001C 0000 007C 0080
 CC98 4809 2F5C 001C 00F0
 CC99 2F3C 00C0 0030 C060
 CCA0 4809 0F45 001C C0FC
 CCA1 4809 CC41 1C7C 00FC
 CCA2 0000 00C0 0000 0020
 CCA3 2F3C 00C0 0000 0060
 CCA4 4809 EC5C 1070 00F0
 CCA5 4809 C0C2 2000 00FC
 CCA6 4809 C0C0 C000 00F0
 CCA7 49C9 E0F1 9B7C 00F0
 CCA8 2000 0000 0030 0060
 CCA9 4809 E0C1 0B70 00F0
 CCAD 0000 00C0 0C7C 0020
 CCAD 4809 0C40 8030 C0FC
 CCDE 2F50 0003 C07C C060
 CCDF 4809 0F43 0C1C C0F0
 CCDF 4809 00C0 0000 0010
 CCDA 4809 E0C0 8030 00F0
 CCDB 0000 C000 0030 C02C
 CCDC 2F5C 00C0 0000 C06C
 CCDD 66E0 00C0 C000 C04C

```

04318000 0
04319000 0
04320000 0
04321000 0
04322000 0
04323000 0
04324000 0
04325000 0
04326000 0
04327000 0
04328000 0
04329000 0
04330000 0
04331000 0
04332000 0
04333000 0
04334000 0
04335000 0
04336000 0
04337000 0
04338000 0
04339000 0
04340000 0
04341000 0
04342000 0
04343000 0
04344000 0
04345000 0
04346000 0
04347000 0
04348000 0
04349000 0
04350000 0
04351000 0
04352000 0
04353000 0
04354000 0
04355000 0
04356000 0
04357000 0
04358000 0
04359000 0
04360000 0
04361000 0
04362000 0
04363000 0
04364000 0
04365000 0
04366000 0
04367000 0
04368000 0
04369000 0
04370000 0
04371000 0
04372000 0
04373000 0
04374000 0
04375000 0
04376000 0
04377000 0

%
%
% RI TYPE 1 STORE ZERO, 0 INTO Y
% (R(H)) INTO B
CONTENSTRM - 1 = CPCR
B L = BR2
COMP 8 = SAR
0 = MIR
EMULOUT - 1 = CPCR
OPCODE - 1 = MPCR

%
%
% RK TYPE CIRCULAR LEFT DOUBLE SHIFT
% SHIFT (R(A),R(A+1)) LEFT CIR. Y (0-5)
% AND SET CC
LIT AND B = B
15 = LIT
C EOL B
IF TRUE THEN SKIP
CONTENSTRM - 1 = CPCR
B L = B
COMP 16 = SAR
A3 OR B = A3
IFETCH - 1 = CPCR
A3 R = A2
16 = SAR
A2 + B = A2
A3 R = A3
4 = SARI 15 = LIT
A3 AND LIT = B
REGSTACK - 1 = CPCR
DMAR L = BR1
COMP 8 = SARI 1 = LIT
EINPOT - 1 = CPCR
LIT OR DMAR = MAR2
P L = A3
COMP 16 = SAR
EINPOT - 1 = CPCR
A3 OR B = A3
NOT A2 = A2
A2 + 1 = SAR
A3 C = A3+BJ SET LC1
SETCCA - 1 = CPCR
A3 L = A2
COMP 16 = SAR
A2 R = MIR
EOUTPUT - 1 = CPCR
ASR
DMAR R = MAR2
A3 R = MIR
16 = SAR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

%
%
% RX TYPE STORE ZERO, C INTO Y
% ADDR OF Y INTO B
RXXFIELD - 1 = CPCR
B L = BR2
COMP 8 = SAR
C = MIR

```

0P171:

0P172:

0P173:

000F 51E0 0000 0000 C060	EMULOUT - 1 = CPCR	04378C00 0
0010 66E0 0000 0000 C040	OPCODE - 1 = MPCR	04379E00 0
0011 5F9C 0000 0000 C060	OPCODE20: XFCODE - 1 = CPCR	04380000 0
0012 4809 C640 0000 C0F0	A2 + AMPCR = AMPCR	04381000 0
0013 169C 0000 0000 C0C0	OP20F - 1 = AMPCR	04382000 0
0014 4809 C000 0000 C0F0	STEP	04383000 0
0015 4824 0000 0000 C0F0	FMEC	04384000 0
0016 16A0 0000 0000 C040	OP20F: OP200 - 1 = MPCR	04385000 0
0017 168C 0000 0000 C040	OP201 - 1 = MPCR	04386000 0
0018 16CC 0000 0000 C04C	OP202 - 1 = MPCR	04387000 0
0019 160C 0000 0000 C040	OP203 - 1 = MPCR	04388000 0
001A 2280 0000 0000 C060	OP200: CONTENTSRA - 1 = CPCR	04389000 0
001B 2809 C641 2000 C0F0	B L = A2; JF LC1	04390000 0
001C 0000 0000 0000 C0A0	COMP 16 = SAR; 15 = LIT	04391000 0
001D 4809 E155 0000 C0F0	A3 AND LIT = B	04392000 0
001E 51C0 0000 0000 C06C	REGSTACK - 1 = CPCR	04393000 0
001F 2F30 0000 0000 C060	INPUT - 1 = CPCR	04394000 0
0020 4849 0C41 0000 C0F0	B L = B; SET LC2	04395000 0
0021 4809 C05E 0000 C0FC	A2 - B = MIR	04396000 0
0022 78C9 0000 0000 C0FC	IF ADV THEN SET LC1	04397000 0
0023 1E7C 0000 0000 C060	CARRY - 1 = CPCR	04398000 0
0024 4F1C 0000 0000 C060	CHECKOV - 1 = CPCR	04399000 0
0025 4809 0000 0000 C0FC	BMI	04400000 0
0026 4809 C04D 8830 C0F0	B R = B; MIR	04401000 0
0027 0000 0000 0000 C020	16 = SAR	04402000 0
0028 4809 E003 801C 00F0	A3 R = MAR2	04403000 0
0029 2F5C 0000 0000 C06C	OUTPUT - 1 = CPCR	04404000 0
002A 2000 0000 0000 C060	SETCCA - 1 = CPCR	04405000 0
002B 56E0 0000 0000 C040	OPCODE - 1 = MPCR	04406000 0
002C 2380 0000 0000 C060	OP201: CONTENTSRA - 1 = CPCR	04407000 0
002D 4809 0C41 0000 C0FC	B L = BR1	04408000 0
002E 0000 0000 0000 C03C	COMP 8 = SAR	04409000 0
002F 4809 E003 0000 C0F0	A3 = B	04410000 0
0030 2280 0000 0000 C06C	CONTENTISFA - 1 = CPCR	04411000 0
0031 4809 0C41 2000 C0F0	B L = A2	04412000 0
0032 0000 0000 0000 C020	COMP 16 = SAR	04413000 0
0033 4809 0000 0000 C0F0	ASR	04414000 0
0034 4809 0F4D 0C10 C0F0	RMAR = BR2	04415000 0
0035 50E0 0000 0000 C060	EMULIN - 1 = CPCR	04416000 0
0036 4809 0C41 0000 C0FC	R L = B	04417000 0
0037 0000 0000 0000 C02C	COMP 16 = SAR	04418000 0
0038 4849 C05E 0000 C0FC	A2 - B = MIR; SET LC2	04419000 0
0039 70C9 0000 0000 C0F0	IF ADV THEN SET LC1	04420000 0
003A 1E70 0000 0000 C060	CARRY - 1 = CPCR	04421000 0
003B 4F10 0000 0000 C060	CHECKOV - 1 = CPCR	04422000 0
003C 4849 0000 0000 C0FC	PMI	04423000 0
003D 4809 0C4D 8830 C0F0	B R = B; MIR	04424000 0

```

003E 0000 0003 0070 0020
003F 4809 E0C3 801C 00F0
0040 2F5C 0000 0030 0060
0041 20D0 0000 0000 C06C
0042 66E0 0000 0070 C040

0043 4809 2E55 0800 00FC
0044 00FC 0000 0030 00FC
0045 4809 C052 0070 C0F0
0046 6819 0000 0000 00F0
0047 238C 0000 0000 0060
0048 4809 C041 0800 00F0
0049 C000 0000 0000 0020
004A 4809 EC5C 1030 00FC
004B 533C 0000 0000 C06C
004C 4809 E003 A000 00F0
004D 00CC 0000 0000 0020
004E 4809 C041 0090 00F0
004F 4809 E0C3 0830 00FC
0050 228C 0000 0030 0060
0051 4809 0041 2000 00F0
0052 00CC 0000 0030 002C
0053 4849 C05E 0C30 00F0
0054 78C9 0000 0030 00F0
0055 1E7C 0000 0030 0060
0056 4F10 0000 0000 0060
0057 4809 0003 0030 00F0
0058 4809 0040 8890 00F0
0059 000C 0003 0030 0020
005A 2F50 C003 0030 0060
005B 20D0 0000 0030 0060
005C 56E0 C000 0030 0040

005D 5700 0000 0030 C060
005E 0041 0010 00FC
005F 0000 0000 0000 0030
0060 50E0 0000 0000 C06C
0061 4809 0041 0C30 00F0
0062 0000 0000 0070 0020
0063 4809 E0C0 0870 00F0
0064 2280 0000 0030 0060
0065 48C9 0041 2070 00F0
0066 0000 0000 0030 0020
0067 4849 C05E 0C30 00F0
0068 78C9 0000 0000 00F0
0069 1E70 0000 0030 0060
006A 4F10 0000 0030 0060
006B 4809 0003 0030 C0FC
006C 4809 0040 8890 00F0
006D 0000 0000 0000 0020
006E 2F50 C003 0070 0060
006F 20D0 0000 0000 0060
0070 56E0 0000 0030 0040

16 = SAR
A3 R = MAR2
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

LIT AND B = B
15 = LIT
0 EOL B
IF TRUE THEN SKIP
CONTENTS RM - 1 = CPCR
R L = B
COMP 16 = SAR
A3 OR B = A3
IFETCH - 1 = CPCR
A3 R = A2
16 = SAR
A2 + B L = MIR
A3 = B
CONTENTS RA - 1 = CPCR
B L = A2, BMI
COMP 16 = SAR
A2 - B = MIR, SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BMI
P R = B, MIR
16 = SAR
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

R XMFIELD - 1 = CPCR
R L = 8R2
COMP B = SAR
EYULIN - 1 = CPCR
B L = MIR
COMP 16 = SAR
A3 = B
CONTENTS RA - 1 = CPCR
B L = A2, BMI
COMP 16 = SAR
A2 - B = MIR, SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
P R = B, MIR
16 = SAR
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

16 = SAR
A3 R = MAR2
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

LIT AND B = B
15 = LIT
0 EOL B
IF TRUE THEN SKIP
CONTENTS RM - 1 = CPCR
R L = B
COMP 16 = SAR
A3 OR B = A3
IFETCH - 1 = CPCR
A3 R = A2
16 = SAR
A2 + B L = MIR
A3 = B
CONTENTS RA - 1 = CPCR
B L = A2, BMI
COMP 16 = SAR
A2 - B = MIR, SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BMI
P R = B, MIR
16 = SAR
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

R XMFIELD - 1 = CPCR
R L = 8R2
COMP B = SAR
EYULIN - 1 = CPCR
B L = MIR
COMP 16 = SAR
A3 = B
CONTENTS RA - 1 = CPCR
B L = A2, BMI
COMP 16 = SAR
A2 - B = MIR, SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
P R = B, MIR
16 = SAR
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

% ADDR OF R(A)
% WRITE OUT NEW R(A)
% SET THE CONDITION BITS
%
%
% TYPE RK SUBTRACT, (R(A)) - Y INTO R(A)
% SET CC, CARRY AND OV BITS.
% M# INTO B
%
%
% A3 = (R(M))/INSTRUCTION
% Y# INTO B
% (R(M)) INTO A2
%
% Y INTO MS WORD OF MIR
%
% (R(A)) INTO MS WORD OF A2
% (R(A)) - (Y) INTO MIR
% SET THE CARRY BIT
% SET THE OV BIT
%
% WRITE OUT NEW (R(A))
% SET THE CONDITION BITS
%
%
% TYPE RX SUBTRACT, (R(A))-(Y) -> R(A)
% SET CC, CARRY AND OV BITS
% ADDR OF Y INTO B
%
% (Y) INTO B
% (Y) INTO MS WORD OF MIR
% (R(A)) INTO B
% (R(A)) INTO PS WORD OF A2
% (R(A)) - (Y) INTO MIR
%
% WRITE NEW (R(A))
% SET THE (CONDITION BITS)
%

```

```

0071 5F90 C000 0000 C060
0072 8809 C640 0040 00FC
0073 16EC 0000 0000 00C0
0074 8809 00C0 0000 00F0
0075 4824 C000 0000 C0F0

0076 16FC 0000 0000 0040
0077 1700 0000 0000 0040
0078 300C 0000 0000 0040
0079 1710 0000 0000 004C

007A 8809 0C80 0800 00F0
007B 30F0 0000 0000 0080
007C 4809 2650 0800 00F0
007D 51CC 0000 0000 0060
007E 2F3C 0000 0000 0060
007F 8809 0C41 2000 00F0
0080 0000 0000 0000 0000
0081 8809 0F41 0C00 00FC
0082 0010 0000 0000 0080
0083 8809 2F5C 0000 00FC
0084 2F3C 0000 0000 0060
0085 8809 0C5E 2000 00F0
0086 8809 015E 0E00 00F0
0087 0000 0000 0000 0000
0088 5100 0000 0000 0060
0089 2F3C 0000 0000 0060
008A 8807 0C41 1000 00F0
008B 0010 0000 0000 00A0
008C 8809 2F5C 0000 00FC
008D 2F3C 0000 0000 0060
008E 8809 0C5E 0E00 00F0
008F 8809 0C5E 0E00 00F0
0090 7809 0000 0000 00F0
0091 1E70 0000 0000 0060
0092 4F10 0000 0000 0060
0093 49C9 0000 0000 00FC
0094 2000 0000 0000 0060
0095 8809 0000 0000 00F0
0096 8809 0C40 8C00 00F0
0097 0000 0000 0000 0020
0098 4E09 0C41 0E00 00F0
0099 8809 0C40 8800 00F0
009A 8809 0000 0000 00F0
009B 8809 0F43 9010 00F0
009C 0000 0000 0000 0010
009D 2F5C 0000 0000 0060
009E 8809 0000 0000 0060
009F 8809 0C40 0E00 00F0
00A0 2F5C 0000 0000 0060
00A1 66EC 0000 0000 0040

OPCODE21: XFCODE - 1 = CPCR
A2 + AMPCR = AMFCR
OP21F - 1 = AMPCR
STEP
EXEC

OP21F:
OP210 - 1 = MPCR
OP211 - 1 = MPCR
FAULT - 1 = MPCR
OP213 - 1 = MPCR

OP210:
B R = B
4 = SAR; 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B L = A2
COMP 16 = SAR
B MAR L = BR1
COMP B = SAR; 1 = LIT
LIT OR B MAR = MAR2
EINPUT - 1 = CPCR
A2 OR B = A2
A3 AND LIT = B
15 = LIT
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B L = A3
COMP 16 = SAR; 1 = LIT
LIT OR B MAR = MAR2
EINPUT - 1 = CPCR
A3 OR B = B
A2 - B = MIR; SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
B MIR SET LC1
SETCCA - 1 = CPCR
BMI
B R = MIR
16 = SAR
B L = B
B R = B
B MAR R = MAR2; A3
B = SAR
EOUTPUT - 1 = CPCR
A3 OR 1 = MAR2
B = MIR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

% F= INTO A2
%
%
% TYPE RR SUBTRACT DOUBLE (REGISTER)
% (R(A),R(A+1))-(R(M),R(M+1)) INTO
% R(A),R(A+1), SET CC, OV, AND CARRY
% ISOLATE "A"
%
% (R(A)) INTO F
% (R(A)) INTO MS WORD OF A2
%
% TEMP STORAGE OF ADDR OF R(A)
%
% (R(A+1)) INTO B
% (R(A+1)) INTO B
% A2 = (R(A))/(R(A+1))
% ISOLATE "M"
%
% (R(M)) INTO P
% (R(M)) INTO MS WORD OF A2
%
% ADDR OF R(M+1)
% (R(M+1)) INTO B
% B = (R(M))/(R(M+1))
% PERFORM SUBTRACTION
%
% SET THE CONDITION BITS
%
% NEW (R(A)) INTO MIR
%
% (R(A+1))
% REFERENCE PRI
% ADDE OF R(A)
%
% WRITE NEW (R(A))
% ADDR OF R(A+1)
% (R(A+1))
% WRITE NEW (R(A+1))
%
%
% RI TYPE ? SUBTRACT OCURLE
% (R(A),R(A+1))-(R(M),R(M+1)) INTO

```

```

00A2 4809 0C90 8B3C 0CF0
00A3 80F0 00C0 0030 C080
00A4 4809 2E55 0B30 00F0
00A5 51C0 00C0 0030 C06C
00A6 2F30 00C0 0030 C06C
00A7 4809 0C41 2C30 00F0
00A8 00C0 00C0 0030 C020
00A9 4809 0F41 0C20 00F0
00AA 0010 00C0 0030 C080
00AB 4809 2F5C 0C1C 00F0
00AC 2F3C 00C0 0030 C06C
00AD 4809 0C5C 2C30 00F0
00AE 4809 E156 0B00 00F0
00AF 00C0 00C0 0030 C0E0
00B0 51C0 00C0 0030 C06C
00B1 2F3C 00C0 0030 C06C
00B2 4809 0C41 0C10 00F0
00B3 00C0 00C0 0030 C03C
00B4 50E0 00C0 0C30 0060
00B5 4809 2F53 001C 00F0
00B6 001C 00C0 0030 0080
00B7 4809 0C41 1030 00F0
00B8 00C0 00C0 0030 C020
00B9 6CE0 00C0 0C30 0060
00BA 4809 EC5C 0B00 00F0
00BB 4849 0C5E 0C30 00F0
00BC 78C9 00C0 0030 00F0
00BD 1E7C 00C0 0030 C060
00BE 4F1C 00C0 0030 C060
00BF 49C9 00C0 0030 00F0
00C0 2000 00C0 0030 0060
00C1 4809 00C0 0030 00F0
00C2 4809 0C43 8030 00F0
00C3 00C0 00C0 0030 0020
00C4 4809 0C41 0B30 00F0
00C5 4809 0C40 8B3C 00F0
00C6 4809 00C0 0030 00F0
00C7 4809 0F43 8C1C 00F0
00C8 001C 00C0 0C00 C09C
00C9 2F50 00C0 0030 0060
00CA 4809 2F5C 001C 00F0
00CB 4809 0C40 0C30 00F0
00CC 2F5C 00C0 0030 0060
00CD 66EC 00C0 C03C 0040

00CE 5700 00C0 0030 0060
00CF 4809 0C41 0C10 00F0
00D0 00C0 00C0 0030 0030
00D1 60EC 00C0 0C30 0060
00D2 4809 0C41 2C70 00F0
00D3 00C0 00C0 0030 002C
00D4 4809 2F53 001C 00F0
00D5 001C 00C0 0030 0080
00D6 50EC 00C0 0C00 0060
00D7 4809 0C5C 0030 00F0

RR(A),R(A+1), SET CC, CARRY AND OV BITS
% ISOLATE *A*
% (R(A)) INTO E
% (R(A)) INTO MS WORD OF A2
% SAVE ADDR OF R(A)
% R(A+1)
% (R(A+1)) INTO B
% A2 = (R(A))/(R(A+1))
% ISOLATE *M*
% (R(M)) INTO B
% (R(M)) INTO E
% (Y*) INTO B
% ADDR OF Y+1
% (Y*) INTO MS WORD OF A3
% (Y+1) INTO F
% B = (Y*)/(Y+1)
% PERFORM SUBTRACTION
% SET THE OV BITS
% SET THE CONDITION BITS
% NEW (R(A))
% NEW (R(A+1))
% REF BR1
% ADDR OF R(A)
% WRITE NEW (R(A))
% R(A+1)
% (R(A+1))
% WRITE NEW (R(A+1))
%
%
% RX TYPE (SUBTRACT DOUBLE)
% (R(A),R(A+1))-(Y,Y+1)=R(A),R(A+1)
% SET CC, OV AND CARRY BITS
% Y ADDR INTO F
% (Y) INTO B
% (Y) INTO MS WORD OF A2
% ADDR OF Y+1
% (Y+1) INTO B
% MIR = (Y)/(Y+1)

```

0P213:

```

00D8 4809 E000 0800 C0FC
00D9 4609 0C40 8E70 C0F0
00DA 80F0 00C0 09C0 C080
00DB 4809 2C55 0B7C C0F0
00DC 51CC 0000 CC00 006C
00DD 2F3C 0000 0000 C06C
00DE 4809 0F41 0C30 C0F0
00DF 000C 00C0 0090 C030
00E0 4809 0C41 2C70 C0FC
00E1 001C 0000 0C70 C0A0
00E2 4809 2F5C C01C C0FC
00E3 2F3C 0000 0070 C060
00E4 4809 CC5E 2D30 00F0
00E5 4809 CC5E 0090 C0FC
00E6 78C9 0000 0090 00FC
00E7 1E7C 0000 0090 C060
00E8 4F1C 0000 0000 C060
00E9 49C9 00C0 0090 00F0
00EA 20D0 0000 0090 0060
00EB 4809 0000 0030 C0F0
00EC 4809 0C40 8080 00F0
00ED 0000 0000 0C30 C020
00EE 4809 0C41 0B70 C0FC
00EF 4809 0C40 8E70 C0F0
00F0 4809 00C0 0C70 20F0
00F1 4809 0F41 901C C0FC
00F2 C00C 0000 0C90 0010
00F3 2F50 0000 0030 C06C
00F4 4809 E00C 001C C0FC
00F5 4809 0C40 0C9C 00F0
00F6 2F50 00C0 003C 0060
00F7 64EC 0000 000C 0060

00F8 5F9C 00C0 000C C060
00F9 4809 C640 0C30 C0F0
00FA 1720 0000 000C 00CC
00FB 4809 00C0 0C9C C0F0
00FC 4824 0000 0000 00F0

00FD 173C 0000 0C9C C040
00FE 1740 00C0 0C9C 0040
00FF 175F 00C0 007C C040
0100 176C 0000 0C9C 0040

0101 2280 00C0 0C70 C060
0102 4809 0C41 2C70 C0F0
0103 00FF 0000 0C30 00A0
0104 4809 E155 0B9C 00FC
0105 51CC 0000 0C70 C060
0106 2F3C 00C0 0C7C C060
0107 4809 0C41 0B50 C0FC
0108 000C 0000 0C30 0020
0109 4809 0C40 0C9C C0FC
010A 78C9 00C0 0090 00F0
010B 1E7C 00C0 0000 0060
010C 4F1C 0000 007C C060

```

```

04618FC00 0
04619FC00 0
04620FC00 0
04621FC00 0
04622FC00 0
04623FC00 0
04624FC00 0
04625FC00 0
04626FC00 0
04627FC00 0
04628FC00 0
04629FC00 0
04630FC00 0
04631FC00 0
04632FC00 0
04633FC00 0
04634FC00 0
04635FC00 0
04636FC00 0
04637FC00 0
04638FC00 0
04639FC00 0
04640FC00 0
04641FC00 0
04642FC00 0
04643FC00 0
04644FC00 0
04645FC00 0
04646FC00 0
04647FC00 0
04648FC00 0
04649FC00 0
04650FC00 0
04651FC00 0
04652FC00 0
04653FC00 0
04654FC00 0
04655FC00 0
04656FC00 0
04657FC00 0
04658FC00 0
04659FC00 0
04660FC00 0
04661FC00 0
04662FC00 0
04663FC00 0
04664FC00 0
04665FC00 0
04666FC00 0
04667FC00 0
04668FC00 0
04669FC00 0
04670FC00 0
04671FC00 0
04672FC00 0
04673FC00 0
04674FC00 0
04675FC00 0
04676FC00 0
04677FC00 0

```

```

A3 = B
B R = B
4 = SAR; 15 = LIT
LIT AND B = 6
REGSTACK - 1 = CPCCR
EINPUT - 1 = CPCCR
B MAR L = BR1
COMP 0 = SAR
B L = A2
COMP 16 = SAR; 1 = LIT
LIT OR B MAR = MAR2
EINPUT - 1 = CPCCR
A2 OR B = A2; BHI
A2 - B = MIR; SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCCR
CHECKOV - 1 = CPCCR
PMI; SET LC1
SETCCA - 1 = CPCCR
BHI
B R = MIR
15 = SAR
B L = B
B R = B
ASR
B MAR R = MAR2 ; A3
B = SAR
EOUTPUT - 1 = CPCCR
A3 OR 1 = MAR2
B = MIR
EOUTPUT - 1 = CPCCR
OPCODE - 1 = MPCCR

OPCODE22: XFCODE - 1 = CPCCR
A2 + AMPCR = AMPCR
STEP
EXEC

OP22F: OP220 - 1 = MPCCR
OP221 - 1 = MPCCR
OP222 - 1 = MPCCR
OP223 - 1 = MPCCR

OP220:
CONTENTSRA - 1 = CPCCR
C L = A2
COMP 16 = SAR; 15 = LIT
A3 AND LIT = B
REGSTACK - 1 = CPCCR
EINPUT - 1 = CPCCR
B L = B
COMP 16 = SAR
A2 + B = MIR
IF ADV THEN SET LC1
CARRY - 1 = CPCCR
CHECKOV - 1 = CPCCR

```

```

% (R(A)) INTO B
% SAVE ADDR OF R(A)
% (R(A)) INTO MS WORD OF A2
% R(A+1)
% (R(A+1)) INTO B
% A2 = (R(A))/(R(A+1))
% PERFORM SUBTRACTION
% SET THE (CONDITION BITS)
% NEW (R(A))
% REF BR1
% WRITE NEW (R(A))
% ADDR OF R(A+1)
% WRITE NEW (R(A+1))
%
% *F* INTO A2
%
%
% TYPE RR ADD, (R(A)) + (R(M)) -> R(A)
% SET (C, CARRY AND OV BITS)
% (R(A)) INTO B

```

```

CE09 4809 E0C3 801C C0FC
CE0E 0C0C 00C3 00D0 C020
CE0F 4809 0C40 8830 C0FC
CE10 2F5C 0000 0C30 C050
CE11 2C0C 00C3 00D0 C060
CE12 56E0 00C3 00D0 C040

OP221:
FE13 228C 0F00 C0D0 C060
FE14 4809 0C41 2C3F C0FC
FE15 00FC 0C03 0070 00A0
FE16 4809 E155 0820 C060
FE17 51C0 00C3 00D0 C060
FE18 2F3C 00C3 00D0 C060
FE19 4809 0C41 C010 C0FC
FE1A 000C 00C3 00D0 C030
FE1B 5C50 00C3 00D0 C060
FE1C 4809 0C41 0830 C0FC
FE1D 0C0C 00C3 00D0 C020
FE1E 4809 0C40 0C30 C0FC
FE1F 78C9 00D0 C030 C0FC
FE20 1E7C 00C3 00D0 C060
FE21 4F1C 00C3 00D0 C060
FE22 4809 E0C3 801C C0FC
FE23 000C 00C3 00D0 C020
FE24 48C9 0C40 8830 C0FC
FE25 2F50 00C3 00D0 C060
FE26 200C 00C3 00D0 C060
FE27 56E0 00C3 00D0 C040

OP222:
CE28 4809 2C55 083C C0FC
CE29 00FC 00D0 0C30 C0E0
CE2A 4809 0C52 0C30 C0FC
CE2B 5819 0C03 0630 C0FC
CE2C 238C 00C3 00D0 C060
CE2D 4809 0C41 0830 C0FC
CE2E 000C 00C3 00D0 C020
CE2F 4809 EC5C 1C30 C0FC
CE30 5330 00D0 C030 C060
CE31 4809 E0C3 801C C0FC
CE32 000C 00C3 00D0 C020
CE33 18C9 0C41 0830 C0FC
CE34 4809 E0C3 801C C0FC
CE35 228C 00C3 00D0 C060
CE36 4809 0C41 2030 C0FC
CE37 000C 00C3 00D0 C020
CE38 1809 0C40 0030 C0FC
CE39 78C9 00D0 0C30 C0FC
CE3A 1E7C 00C3 00D0 C060
CE3B 4F10 00C3 00D0 C060
CE3C 4809 0C03 00D0 C0FC
CE3D 4809 0C40 8830 C0FC
CE3E 000C 00C3 00D0 C020
CE3F 2F5C 00C3 00D0 C060
CE40 2000 00C3 00D0 C060

A3 R = MAR2, BHI
16 = SAR
B R = MIR, B
EOUTPUT - 1 = CPCR
SEICCA - 1 = CPCR
OPCODE - 1 = MPCR

% ADDR OF R(A)
% SET THE CONDITION BITS
%
% TYPE RI, TYPE 2, ADD, (R(A)), (YH) ->
R(A), SET CC, CARRY, AND OV BITS
% (R(A)) INTO B
% (R(A)) INTO MS WORD OF A2
% (R(H)) INTO B
% (YH) INTO B
% (YH) INTO MS WORD OF B
% ADDR OF R(A)
% WRITE NEW (R(A))
%
% TYPE RK, ADD, (R(A)), Y -> R(A)
% SET CC, CARRY AND OV BITS
%
% (R(H)) INTO B
% (R(H)) INTO MS WORD OF B
% A3 = (R(H))/INSTRUCTION
% Y* INTO B
% (R(H)) INTO A2
% Y INTO MIR
% (R(A)) INTO B
% (R(A)) INTO MS WORD OF A2
% PERFORM ADDITION
B R = B, MIR
16 = SAR
EOUTPUT - 1 = CPCR
SEICCA - 1 = MPCR

% SET THE CONDITION BITS

```

```

0E41 56E0 0000 0000 0040
0E42 5700 0000 0000 0060
0E43 4809 0041 0010 00F0
0E44 0000 0000 0000 0030
0E45 50E0 0000 0000 0060
0E46 4809 0041 0010 00F0
0E47 0000 0000 0000 0020
0E48 4809 0041 0010 00F0
0E49 229F 0000 0000 0060
0E4A 4809 0041 0010 00F0
0E4B 0000 0000 0000 0020
0E4C 4809 0041 0010 00F0
0E4D 78C9 0000 0000 0060
0E4E 1E70 0000 0000 0060
0E4F 4F10 0000 0000 0060
0E50 4809 0041 0010 00F0
0E51 4809 0041 0010 00F0
0E52 0000 0000 0000 0020
0E53 2000 0000 0000 0060
0E54 2F50 0000 0000 0060
0E55 56E0 0000 0000 0040

0P223:
RNMFIELD - 1 = CPCR
B L = BR2
COMP 8 = SAR
EMULIN - 1 = CPCR
B L = MIR
16 = SAR
A3 = B
CONTENTSRA - 1 = CPCR
B L = A2, BHI
COMP 16 = SAR
A2 + B = MIR
IF ADV THEN SET LCI
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BHI
B R = MIR, B
16 = SAR
SETCCA - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE23: XFC00E - 1 = CPCR
A2 + AMPCR = AMPCR
OP23F - 1 = AMPCR
STEP
EXEC
OP230: OP230 - 1 = MPCR
OP231 - 1 = MPCR
FAULT - 1 = MPCR
OP233 - 1 = MPCR

LIT AND B = B
15 = LIT
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B L = A2
COMP 16 = SAR
LIT OR BPAR = MAR2
EINPUT - 1 = CPCR
A2 OR B = MIR
A3 R = B
4 = SAR
15 = LIT
LIT AND P = B
REGSTACK - 1 = CPCR
BPAR L = BHI
COMP 8 = SAR
EINPUT - 1 = CPCR
B L = A2
COMP 16 = SAR
15 = LIT
LIT AND P = B
REGSTACK - 1 = CPCR
BPAR L = BHI
COMP 8 = SAR
EINPUT - 1 = CPCR
B L = A2
COMP 16 = SAR
15 = LIT

0P230:
% RX TYPE ADD, (R(A)), (Y) -> R(A)
% SET CC, CARRY, AND OV BITS
% Y INTO B
% (Y) INTO B
% (Y) INTO MS WORD OF MIR
% (Y) INTO B
CONTENTSRA - 1 = CPCR
% R(A) INTO B
% PERFORM ADDITION
% SET THE CONDITION BITS
% *P INTO A2
% TYPE RR ADD DOUBLE, (R(A)), (R(A+1)) +
% (R(M)), (R(M+1)) INTO R(A), R(A+1)
% SET CC, CARRY AND OV BITS
% ISOLATE *M
% (R(M)) INTO F
% (R(M)) INTO MS WORD OF A2
% ADDR OF R(M+1)
% (R(M+1)) INTO B
% MIR = (R(M))/(R(M+1))
% ISOLATE *A
% TEMP STORAGE
% (R(A)) INTO F
% (R(A)) INTO MS WORD OF A2

```

```

0E71 4809 2F5C 0E1C 00F0
0E72 2F3C 0700 0090 0060
0E73 4809 0C5C 2070 00F0
0E74 4809 0C40 0C30 00F0
0E75 78C9 0000 0070 00FC
0E76 1E70 0000 0020 0060
0E77 4F1C 0000 0070 0060
0E78 49C9 0000 0000 00F0
0E79 2000 0000 0000 0060
0E7A 4809 0000 0030 00F0
0E7B 4809 0C41 2000 00FC
0E7C 0000 0000 0000 0020
0E7D 4809 0000 0C30 00F0
0E7E 4809 0C40 8B00 00FC
0E7F 2F50 0000 0000 0060
0E80 4809 0000 0000 20FC
0E81 4809 0F43 8C1C 00FC
0E82 0000 0000 0C30 001C
0E83 4809 0C40 0030 00F0
0E84 2F5C 0000 0070 0060
0E85 56E0 0000 0000 0040

0E86 2380 0000 0070 0060
0E87 4809 0C41 001C 00F0
0E88 0000 0000 0070 0030
0E89 60E0 0000 0000 0060
0E8A 4809 0C41 2000 00F0
0E8B 0000 0000 0C30 0020
0E8C 4809 0F47 0C10 00FC
0E8D 0000 0000 0000 0030
0E8E 60E0 0000 0000 0060
0E8F 4809 0C5C 0C90 00F0
0E90 4809 0000 9070 00F0
0E91 8CFC 0000 0000 0080
0E92 4809 0E15 0070 00F0
0E93 5100 0000 0000 0060
0E94 4809 0F41 0020 00FC
0E95 0000 0000 0000 0030
0E96 2F3C 0000 0000 0060
0E97 4809 0C41 2000 00F0
0E98 0010 0000 0000 0040
0E99 4809 2F5C 001C 00F0
0E9A 2F30 0000 0000 0060
0E9B 4809 0C5C 2000 00F0
0E9C 78C9 0000 0030 00FC
0E9D 78C9 0000 0000 00FC
0E9E 1E70 0000 0000 0060
0E9F 4F1C 0000 0000 0060
0EA0 49C9 0000 0070 00FC
0EA1 2000 0000 0000 0060
0EA2 4809 0000 0070 00FC
0EA3 4809 0C41 2000 00FC
0EA4 0000 0000 0070 0020
0EA5 4809 0000 8030 00FC
0EA6 4809 0C40 8B00 00FC
0EA7 2F5C 0000 0000 0060

04798000 D
04799000 D
04800000 D
04801000 L
04802000 D
04803000 D
04804000 C
04805000 D
04806000 D
04807000 D
04808000 D
04809000 D
04810000 D
04811000 D
04812000 D
04813000 D
04814000 D
04815000 D
04816000 C
04817000 D
04818000 D
04819000 D
04820000 D
04821000 D
04822000 D
04823000 D
04824000 D
04825000 D
04826000 D
04827000 C
04828000 C
04829000 D
04830000 D
04831000 D
04832000 D
04833000 D
04834000 D
04835000 D
04836000 D
04837000 D
04838000 D
04839000 D
04840000 D
04841000 D
04842000 D
04843000 C
04844000 D
04845000 D
04846000 D
04847000 D
04848000 D
04849000 D
04850000 D
04851000 D
04852000 D
04853000 D
04854000 D
04855000 D
04856000 D
04857000 C

% R(A+1)
% (R(A+1)) INTO B
% A2 = (R(A))/(R(A+1))
% PERFORM ADDITION

% SET THE CONDITION BITS

% (R(A+1))
% (R(A))
% WRITE NEW (R(A+1))
% REF BR1
% R(A)

% WRITE NEW R(A)

% RI TYPE 2 ADD DOUBLE
% (R(A),R(A+1))*(Y*Y*+1) INTO
% R(A),R(A+1), SET CC, CARRY AND OV BITS

% Y* INTO ER2
% (Y*) INTO B
% (Y*) INTO MS WORD OF A2

% (Y*+1) INTO H
% MIR = (Y*+1)/(Y*+1)

% TEMP STORAGE FOR R(A)
% (R(A)) INTO E
% (R(A)) INTO MS WORD OF A2

% R(A+1)
% (R(A+1)) INTO B
% A2 = (R(A))/(R(A+1))
% PERFORM ADDITION

% SET THE CONDITION BITS

% NEW (R(A+1))
% WRITE NEW (R(A+1))

LIT OR BHAR = MAR2
EINPUT - 1 = CPCR
A2 OR B = A2, BHI
A2 + B = MIR
IF ADV THEN SET LCI
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BHI SET LCI
SEITCCA - 1 = CPCR
BHI
B L = A2
COMP 16 = SAR
A2 R = MIR
B R = B
EOUTPUT - 1 = CPCR
ASR
PMAR R = MAR2
B = SAR
B = MIR
COUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

CONTENTSRM - 1 = CPCR
B L = BR2
COMP 8 = SAR
EYULIN - 1 = CPCR
B L = A2
COMP 16 = SAR
BHAR + 1 L = BR2
COMP 8 = SAR
EYULIN - 1 = CPCR
A2 OR B = MIR
A3 R = A3
A3 AND LIT = B
REGSTACK - 1 = CPCR
BHAR L = BHI
COMP 8 = SAR
EINPUT - 1 = CPCR
R L = A2
COMP 16 = SAR, 1 = LIT
LIT OR BHAR = MAR2
EINPUT - 1 = CPCP
A2 OR B = A2, BHI
A2 + B = MIR
IF ADV THEN SET LCI
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BHI SET LCI
SEITCCA - 1 = CPCR
BHI
B L = A2
COMP 16 = SAR
A2 R = MIR
B R = B
EOUTPUT - 1 = CPCR

```

0P231:

0FA8 4809 0000 0000 20F0
 0FA9 4809 0F43 8CFC 00FC
 0F0A 0000 0000 0000 0010
 0F0B 4809 0C40 0090 00FC
 0F0C 2F50 0000 0000 0060
 0F0D 56E0 0000 0000 0040

0FAE 5700 0000 0000 0060
 0FAF 4809 0C41 0E10 00F0
 0FB0 0000 0000 0000 0030
 0FB1 50E0 0000 0000 0060
 0FB2 4809 0C41 2000 00F0
 0FB3 0000 0000 0000 0020
 0FB4 4809 0F47 0E10 00F0
 0FB5 0000 0000 0000 0030
 0FB6 50E0 0000 0000 0060
 0FB7 4809 0C5C 0090 00F0
 0FB8 4809 0000 0000 00F0
 0FB9 80FC 0000 0000 0000
 0FBA 4809 2C55 0800 00F0
 0FBB 5100 0000 0000 0060
 0FBC 4809 0F41 0C20 00F0
 0FBD 0000 0000 0000 0030
 0FBE 2F30 0000 0000 0060
 0FBF 4809 0C41 2000 00FC
 0FC0 0010 0000 0000 00A0
 0FC1 4809 2F50 0010 00F0
 0FC2 2F30 0000 0000 0060
 0FC3 4809 0C5C 2000 00F0
 0FC4 4809 0C40 0030 00F0
 0FC5 78C9 0000 0000 00F0
 0FC6 1E70 0000 0000 0060
 0FC7 4E10 0000 0000 0060
 0FC8 49C9 0000 0000 0060
 0FC9 2000 0000 0000 0060
 0FCA 4809 0000 0000 00F0
 0FCB 4809 0C41 2000 00FC
 0FCC 0000 0000 0000 0020
 0FCE 4809 0C40 8E90 00F0
 0CF0 2F50 0000 0000 0060
 0FD1 4809 0F43 8CFC 00F0
 0FD2 0000 0000 0000 0010
 0FD3 4809 0C40 0090 00F0
 0FD4 2F50 0000 0000 0060
 0FD5 56E0 0000 0000 0040

0ED6 5F90 0000 0000 0060
 0ED7 4809 0C43 0C30 00FC
 0ED8 1780 0000 0000 00C0
 0ED9 4809 0000 0000 00FC
 0EDA 4824 0000 0000 00FC
 0EDB 17C0 0000 0000 0040

ASR
 RMAR R = MAR2
 B = SAR
 B = MIR
 OUTPUT - 1 = CPCR
 OPCODE - 1 = MPCR

% REF BRI
 % WRITE NEW (R(A))
 %
 % TYPE RX ADD DOUBLE, (R(A),R(A+1)) +
 % (Y,Y+1) INTO R(A),R(A+1)
 % SET CC, CARRY AND OV BITS
 % ADDR OF Y INTO B
 % (Y) INTO B
 % (Y) INTO MS WORD OF A2
 % (Y+1) INTO B
 % MIR = (Y)/(Y+1)
 % TEMP STORAGE OF R(A)
 % (R(A)) INTO B
 % (R(A)) INTO PS WORD OF A2
 % R(A+1)
 % (R(A+1)) INTO B
 % A2 = (R(A))/(R(A+1))
 % PERFORM THE ADDITION
 % SET THE CONDITION BITS

RMFIELD - 1 = CPCR
 B L = BR2
 COMP 8 = SAR
 EMULIN - 1 = CPCR
 B L = A2
 COMP 16 = SAR
 RMAR + 1 L = BR2
 COMP 8 = SAR
 EMULIN - 1 = CPCR
 A2 OR B = MIR
 A3 R = B
 4 = SAR, 15 = LIT
 LIT AND B = B
 REGSTACK - 1 = CPCR
 RMAR L = BHI
 COMP 8 = SAR
 EINPUT - 1 = CPCR
 B L = A2
 COMP 16 = SAR, 11 = LIT
 LIT OR RMAR = MAR2
 EINPUT - 1 = CPCR
 A2 OR B = A2, BHI
 A2 + B = MIR
 IF ADV THEN SET LC1
 CARRY - 1 = CPCR
 CHECKOV - 1 = CPCR
 BHI, SET LC1
 SETCCA - 1 = CPCR
 BHI
 B L = A2
 COMP 16 = SAR
 R R = B
 A2 R = MIR
 ASR
 RMAR R = MAR2
 B = SAR
 B = MIR
 OUTPUT - 1 = CPCR
 OPCODE - 1 = MPCR

% (R(A+1))
 % WRITE NEW (R(A+1))
 % REF PRI
 % (R(A))
 %
 % *F* INTO A2

04858C00 D
 04859C00 D
 04860C00 D
 04861C00 D
 04862C00 D
 04863C00 D
 04864C00 D
 04865C00 D
 04866C00 D
 04867C00 D
 04868C00 D
 04869C00 C
 04870C00 D
 04871C00 C
 04872C00 D
 04873C00 D
 04874C00 D
 04875C00 D
 04876C00 D
 04877C00 D
 04878C00 D
 04879C00 D
 04880C00 D
 04881C00 D
 04882C00 D
 04883C00 C
 04884C00 D
 04885C00 D
 04886C00 D
 04887C00 D
 04888C00 D
 04889C00 D
 04890C00 D
 04891C00 D
 04892C00 C
 04893C00 D
 04894C00 D
 04895C00 D
 04896C00 D
 04897C00 D
 04898C00 D
 04899C00 D
 04900C00 D
 04901C00 D
 04902C00 D
 04903C00 D
 04904C00 D
 04905C00 D
 04906C00 D
 04907C00 U
 04908C00 D
 04909C00 D
 04910C00 D
 04911C00 D
 04912C00 D
 04913C00 D
 04914C00 D
 04915C00 D
 04916C00 D
 04917C00 D

0P233:

0P244:

0P240:

0EDC 1700 0000 0000 0040
 0EDD 17EC 0000 0000 0040
 0EDE 17FC 0000 0000 0040

0EDF 238C 0000 0000 0060
 0EE0 4809 0000 0000 0060
 0EE1 4809 0000 0000 0060
 0EE2 228C 0000 0000 0060
 0EE3 4809 0000 0000 0060
 0EE4 0000 0000 0000 0060
 0EE5 4809 0000 0000 0060
 0EE6 2000 0000 0000 0060
 0EE7 4809 0000 0000 0060
 0EE8 4849 0000 0000 0060
 0EE9 78C9 0000 0000 0060
 0EEA 1E7C 0000 0000 0060
 0EEB 4F1A 0000 0000 0060
 0EEC 66EC 0000 0000 0060

0FED 228C 0000 0000 0060
 0FE0 4809 0000 0000 0060
 0FE1 238C 0000 0000 0060
 0FE2 4809 0000 0000 0060
 0FE3 9000 0000 0000 0060
 0FE4 4809 0000 0000 0060
 0FE5 4809 0000 0000 0060
 0FE6 0000 0000 0000 0060
 0FE7 2000 0000 0000 0060
 0FE8 4809 0000 0000 0060
 0FE9 4849 0000 0000 0060
 0FEA 78C9 0000 0000 0060
 0FEB 1E7C 0000 0000 0060
 0FEC 4F1A 0000 0000 0060
 0FED 66EC 0000 0000 0060

0FEF 4809 2055 0800 0060
 0FF0 0000 0000 0000 0060
 0FF1 4809 0000 0000 0060
 0FF2 238C 0000 0000 0060
 0FF3 4809 0000 0000 0060
 0FF4 0000 0000 0000 0060
 0FF5 4809 0000 0000 0060
 0FF6 5300 0000 0000 0060
 0FF7 4809 0000 0000 0060
 0FF8 0000 0000 0000 0060
 0FF9 4809 0000 0000 0060
 0FFA 228C 0000 0000 0060
 0FFB 4809 0000 0000 0060

0P241 - 1 = MPCR
 0P242 - 1 = MPCR
 0P243 - 1 = MPCR

CONTENTSRRM - 1 = CPCR
 B = MIR
 A3 = R
 CONTENTSRA - 1 = CPCR
 COMP 16 = SAR
 B L = A2, BHI
 B L = B, MIR
 SETCC - 1 = CPCR
 BHI
 A2 - B = MIR; SET LC2
 IF ADV THEN SET LC1
 CARRY - 1 = CPCR
 CHECKOV - 1 = CPCR
 OPCODE - 1 = MPCR

0P241:

CONTENTSRA - 1 = CPCR
 B = MIR
 CONTENTSRRM - 1 = CPCR
 B L = B2, BHI
 COMP 8 = SAR
 P L = A2
 COMP 16 = SAR
 EMULIN - 1 = CPCR
 P L = B, MIR
 COMP 16 = SAR
 SETCC - 1 = CPCR
 BHI
 A2 - B = MIR; SET LC2
 IF ADV THEN SET LC1
 CARRY - 1 = CPCR
 CHECKOV - 1 = CPCR
 OPCODE - 1 = MPCR

0P242:

IIT AND P = B
 IS = LIT
 G EQL B
 IF TRUE THEN SKIP
 CONTENTSRRM - 1 = CPCR
 B L = B
 COMP 16 = SAR
 A3 OR B = A3
 IFETCH - 1 = CPCR
 A3 R = A2
 A3 = SAR
 A2 + B L = MIR
 A3 = B
 CONTENTSRA - 1 = CPCR
 B L = A2, BHI

04918C00 D
 04919C00 D
 04920C00 D
 04921C00 D
 04922C00 D
 04923C00 D
 04924C00 D
 04925C00 D
 04926C00 D
 04927C00 D
 04928C00 D
 04929C00 D
 04930C00 D
 04931C00 D
 04932C00 D
 04933C00 D
 04934C00 D
 04935C00 D
 04936C00 D
 04937C00 C
 04938C00 D
 04939C00 D
 04940C00 D
 04941C00 D
 04942C00 C
 04943C00 C
 04944C00 D
 04945C00 D
 04946C00 D
 04947C00 C
 04948C00 D
 04949C00 D
 04950C00 D
 04951C00 D
 04952C00 D
 04953C00 D
 04954C00 D
 04955C00 D
 04956C00 D
 04957C00 D
 04958C00 D
 04959C00 D
 04960C00 D
 04961C00 D
 04962C00 D
 04963C00 C
 04964C00 D
 04965C00 D
 04966C00 D
 04967C00 D
 04968C00 D
 04969C00 D
 04970C00 D
 04971C00 D
 04972C00 D
 04973C00 D
 04974C00 D
 04975C00 D
 04976C00 C
 04977C00 D

```

04978000 D
04979000 D
04980000 D
04981000 D
04982000 D
04983000 D
04984000 D
04985000 D
04986000 C
04987000 C
04988000 D
04989000 D
04990000 D
04991000 D
04992000 D
04993000 D
04994000 D
04995000 D
04996000 D
04997000 D
04998000 D
04999000 D
05000000 D
05001000 D
05002000 D
05003000 D
05004000 D
05005000 D
05006000 D
05007000 D
05008000 D
05009000 D
05010000 D
05011000 D
05012000 D
05013000 D
05014000 D
05015000 D
05016000 D
05017000 D
05018000 D
05019000 D
05020000 D
05021000 D
05022000 D
05023000 D
05024000 D
05025000 D
05026000 D
05027000 D
05028000 D
05029000 D
05030000 D
05031000 D
05032000 D
05033000 D
05034000 D
05035000 D
05036000 D
05037000 D

COMP 16 = SAR
B = MIR
SETCC - 1 = CPCR
BNI
A2 - B = MIR; SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
OPCODE - 1 = MPCR

% SET THE CONDITION BITS

% RX TYPE COMPARE, (R(A));Y
% SET CC, CARRY, AND OV BITS
% Y INTO B

% (Y) INTO B

% (R(A)) INTO B

% TYPE RR COMPARE DOUBLE REGISTER
% (R(A),R(A+1)) : (R(H),R(H+1)),
% SET CARRY, CC, AND OV BITS

% ISOLATE "A" FIELD
% (R(A)) INTO R

% R(A+1)
% (R(A+1)) INTO B
% A2 = (R(A))/(R(A+1))

% ISOLATE "M" FIELD
LIT AND B = B

R = B
LIT AND B = B
REGSTACK - 1 = CPCR
FINPUT - 1 = CPCR
R L = A2

COMP 16 = SAR; A1 = LIT
LIT OR DMAR = MAR; 2
FINPUT - 1 = CPCR
A2 OR B = A2
A3 = B
LIT AND B = B
LIT = LIT

OP243:
RXHFIELD - 1 = CPCR
R L = BR2
COMP 8 = SAR
EMULIN - 1 = CPCR
B L = MIR
COMP 16 = SAR
A3 = B
CONTENTSRA - 1 = CPCR
B L = A2; B M1
COMP 16 = SAR
B = MIR
SETCC - 1 = CPCR
B M1
A2 - B = MIR; SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE25: XFCODE - 1 = CPCR
A2 + AMPER = AMPER
OP25F - 1 = AMPER
STEP
EXEC

OP25F: OP250 - 1 = MPCR
OP251 - 1 = MPCR
FAULT - 1 = MPCR
OP252 - 1 = MPCR

OP250:
OPCODE25: XFCODE - 1 = CPCR
A2 + AMPER = AMPER
OP25F - 1 = AMPER
STEP
EXEC

OP25F: OP250 - 1 = MPCR
OP251 - 1 = MPCR
FAULT - 1 = MPCR
OP252 - 1 = MPCR

OP250:
R = B
LIT AND B = B
REGSTACK - 1 = CPCR
FINPUT - 1 = CPCR
R L = A2

COMP 16 = SAR; A1 = LIT
LIT OR DMAR = MAR; 2
FINPUT - 1 = CPCR
A2 OR B = A2
A3 = B
LIT AND B = B
LIT = LIT

0F00 00C0 00C0 0000 002C
0F0E 4809 0C40 0030 00F0
0F0F 200C 00C0 0030 006C
0F10 4809 00C0 00C0 00F0
0F11 4849 0C5E 0080 00F0
0F12 78C9 00C0 0030 00F0
0F13 1E7C 00C0 0000 0060
0F14 4F1C 00C0 0030 0060
0F15 66E0 00C0 0030 0040

0F16 570C 00C0 00C0 0060
0F17 4809 0C41 0010 00F0
0F18 00C0 00C0 0030 003C
0F19 50E0 00C0 0030 0060
0F1A 48C9 0C41 0030 00F0
0F1B 00C0 00C0 0030 002C
0F1C 4809 00C0 0030 006C
0F1D 2280 00C0 0030 0060
0F1E 4809 0C41 2030 00F0
0F1F 00C0 00C0 0030 0020
0F20 4809 0C40 0030 00F0
0F21 200C 00C0 0030 0060
0F22 4809 00C0 0000 00F0
0F23 4849 0C5E 0080 00F0
0F24 78C9 00C0 0000 006C
0F25 1E7C 00C0 0030 0060
0F26 4F1C 00C0 0030 0060
0F27 66E0 00C0 0030 0040

0F28 5F90 00C0 0030 0060
0F29 4809 0C40 0030 00F0
0F2A 1800 00C0 0030 006C
0F2B 4809 00C0 0030 006C
0F2C 4824 00C0 0030 00F0

0F2D 1810 00C0 0030 0040
0F2E 182C 00C0 0000 0040
0F2F 3000 00C0 0030 0040
0F30 183C 00C0 0000 0040

0F31 48C9 0C40 00C0 006C
0F32 80FC 00C0 00C0 008C
0F33 4809 2C56 0030 00F0
0F34 510C 00C0 0030 006C
0F35 2F3C 00C0 0000 006C
0F36 4809 0C41 2030 00F0
0F37 001C 00C0 0030 0040
0F38 4809 2F5C 001C 006C
0F39 2F30 00C0 0000 0060
0F3A 4809 0C5C 2030 00F0
0F3B 4809 00C0 0030 006C
0F3C 4809 2C56 0030 0060
0F3D 00FC 00C0 0000 0060

```

```

0F3E 51C0 0000 0000 0060
0F3F 2F3C 00C0 0C70 0060
0F40 4809 0C41 1C30 0060
0F41 001C 00C0 00C0 00A0
0F42 4809 2F5C 0C1C 0060
0F43 2F3C 00C0 0C30 0060
0F44 4809 EC5C 0B50 0060
0F45 20C0 00C0 0000 0060
0F46 4809 00C0 0030 0060
0F47 4849 CC5E 0B80 0060
0F48 78C9 00C0 0000 0060
0F49 1E7C 0000 0020 0060
0F4A 4F1C 0000 0000 0060
0F4B 66E0 00C0 0000 0040

0F4C 4809 0C40 8030 0060
0F4D 90FC 0000 0030 0080
0F4E 4809 2C56 0B00 0060
0F4F 31CC 0000 00C0 0060
0F50 2F3C 00C0 0C30 0060
0F51 4809 0C41 20C0 0060
0F52 0010 00C0 0000 00A0
0F53 4809 2F5C 0C1C 0060
0F54 2F3C 00C0 0000 0060
0F55 4809 CC5C 2030 0060
0F56 4809 E15E 0E30 0060
0F57 00F0 00C0 0030 00E0
0F58 31CC 00C0 0000 0060
0F59 4809 0F41 0010 0060
0F5A 0000 0000 0030 0030
0F5B 50E0 0000 0030 0060
0F5C 4809 0C41 1C30 0060
0F5D 001C 00C0 0C30 00A0
0F5E 4809 2F53 061C 0060
0F5F 0000 00C0 0030 0030
0F60 60E0 0000 0030 0060
0F61 4809 EC5C 0B50 0060
0F62 20C0 00C0 0030 0060
0F63 4809 00C0 0030 0060
0F64 4849 CC5E 0B80 0060
0F65 78C9 00C0 0000 0060
0F66 1E7C 0000 0000 0060
0F67 4F1C 0000 0030 0060
0F68 66E0 00C0 0000 0040

0F69 5700 00C0 0000 0060
0F6A 4809 0C41 0C1C 0060
0F6B 0000 00C0 0C70 0030
0F6C 60E0 0000 0030 0060
0F6D 4809 0C41 2030 0060
0F6E 0010 0000 0030 00A0
0F6F 4809 2F53 0010 0060

REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
R L = A3
COMP 16 = SAR; 1 = LIT
LIT OR BHAR = MAR2
EINPUT - 1 = CPCR
A3 OR B = B; MIR
SETCC - 1 = CPCR
RMI
A2 - B = MIR; SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
OPCODE - 1 = MPCK

B R = R
4 = SAR; 15 = LIT
LIT AND B = E
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B L = A2
COMP 16 = SAR; 1 = LIT
LIT OR BHAR = MAR2
EINPUT - 1 = CPCR
A2 OR B = A2
A3 AND LIT = B
15 = LIT
REGSTACK - 1 = CPCR
BHAR L = BR2
COMP 8 = SAR
EHULIN - 1 = CPCR
B L = A3
COMP 16 = SAR; 1 = LIT
LIT OR BHAR L = MAR2
COMP 8 = SAR
EHULIN - 1 = CPCR
A3 OR B = B; MIR
SETCC - 1 = CPCR
RMI
A2 - B = MIR; SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
OPCODE - 1 = MPCK

RHMFIELD - 1 = CPCR
B L = ER2
COMP 8 = SAR
EHULIN - 1 = CPCR
R L = A2
COMP 16 = SAR; 1 = LIT
LIT OR BHAR L = ER2
X ADDR OF Y+1

0P251:
X RI TYPE 2 COMPARE DOUBLE
X (RCA)R(A+1):(Y+Y+1)
X SET CC, CARRY, AND OV BITS

X ISOLATE *A* FIELD
X (RCA) INTO E
X (RCA) INTO MS WORD OF A2
X (RCA) INTO MS WORD OF A3
X (Y*) INTO B
X (Y*) INTO MS WORD OF A3
X ADDR OF Y + 1
X (Y+1) INTO B
X B = (Y*)/(Y*+1)
X SET THE CONDITION BITS

X TYPE RX DOUBLE COMPARE
X (RCA)R(A+1):(Y+Y+1)
X SET CC, CARRY AND OV BITS
X Y INTO E
X (Y) INTO B
X (Y) INTO MS WORD OF A2
LIT OR BHAR L = ER2
X ADDR OF Y+1

0P253:
X TYPE RX DOUBLE COMPARE
X (RCA)R(A+1):(Y+Y+1)
X SET CC, CARRY AND OV BITS
X Y INTO E
X (Y) INTO B
X (Y) INTO MS WORD OF A2
LIT OR BHAR L = ER2
X ADDR OF Y+1

```

```

CF70 0000 0000 0000 0000 0000
CF71 60E0 0000 0000 0000 0000
CF72 4809 C0E0 0000 0000 0000
CF73 4809 E000 9000 C0E0
CF74 30F0 0000 0000 C080
CF75 4809 E156 0000 0000
CF76 3100 C000 0000 C0E0
CF77 2F3C 0000 C000 C0E0
CF78 4809 6C41 2000 C0E0
CF79 0010 60C0 0000 60AC
CF7A 4809 2F5C 0010 C0FC
CF7B 2F30 C000 0000 C060
CF7C 4809 CC52 2070 0000
CF7D 2000 0000 0000 C060
CF7E 4809 C0C0 C030 0000
CF7F 4809 CC5E 0090 0000
CF80 78C9 00C0 0000 C0E0
CF81 1E7C 0000 C000 C060
CF82 4F10 C0C0 0C30 C060
CF83 66E0 C0C0 0000 C040

OF84 5E90 0000 0000 0000
OF85 4809 C640 C030 0000
OF86 184C C0C0 C000 C0C0
OF87 4809 C0C0 0000 C0FC
OF88 4824 0000 0000 C0E0

OF89 1850 C0C0 0000 0000
OF8A 1860 C0C0 0000 0000
OF8B 187C 0000 0000 0000
OF8C 1880 C0C0 0000 C040

OF8D 4809 0C40 0000 0000
OF8E 4809 2E56 0000 0000
OF8F 5100 C0C0 0000 0000
OF90 4809 0F41 C070 0000
OF91 0000 0000 0000 C030
OF92 4809 0F45 0030 C0FC
OF93 5100 0000 0000 0000
OF94 2F3C 0000 0000 C060
OF95 4809 0C40 2070 0000
OF96 4809 E156 0000 0000
OF97 0000 0000 C010 0000
OF98 5100 0000 0000 C060
OF99 2F30 C000 0000 C060
OF9A 4C60 C000 0000 C060
OF9B 4809 E000 0000 C0FC
OF9C 2000 0000 C030 C060
OF9D 4809 E000 0000 0000
OF9E 0000 C0C0 0000 C020
OF9F 4809 0000 0000 2000
OFA0 4809 0F43 8010 C0FC
OFA1 0000 0000 0000 0000
OFA2 2F50 C000 0000 C060
OFA3 4809 0F46 0000 C0FC
OFA4 4809 0F46 0000 C0FC

COMP B = SAR
EYULIN - 1 = CPCR
A2 OR B = MIR
A3 R = A3
R = SAR/ 15 = LIT
A3 AND LIT = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
E L = A2
COMP 16 = SAR / 1 = LIT
LIT OR BHAR = MAK2
EINPUT - 1 = CPCR
A2 OR B = A2, BHI
SETCC - 1 = CPCR
RMI
A2 - B = MIR/ SET LC2
IF ADV THEN SET LCI
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
OPCODE - 1 = MPCH

OPCODE26: XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP26F - 1 = AMPCR
STEP
EXEC

DP26F: OP260 - 1 = HPCR
OP261 - 1 = MPCR
OP262 - 1 = MPCR
OP263 - 1 = HPCR

OP260:
B R = B
4 = SAR/ 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
BHAR L = BHI
COMP B = SAR
BHAR + 1 = 0
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = A2
A3 AND LIT = B
15 = LIT
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
MULT - 1 = CPCR
A3 = B
SETCCA - 1 = CPCR
A3 R = MIR
16 = SAR
ASR
BHAR R = MAR2
E = SAR
EOUTPUT - 1 = CPCR
BHAR + 1 = B

% (Y+1) INTO B
% MIR = (Y)/(Y+1)
% ISOLATE "A"
% (R(A)) INTO E
% (R(A)) INTO PS WORD OF A2
% (R(A+1)) INTO B
% A2 = (R(A))/(R(A+1))
% SET THE CONDITION BITS
% *F* INTO A2
% RR TYPE MULTIPLY (REGISTER)
% (R(A+1)) X (R(H)) = R(A)R(A+1), SET CC05133000
% ISOLATE "A"
% TEMP STORAGE
% (R(A+1)) INTO MAR2
% (R(A+1)) INTO B
% (R(A+1)) INTO B
% ISOLATE "H"
% (R(H)) INTO MAR2
% (R(H)) INTO E
% MULT (R(A+1)) X (R(H))
% PRODUCT IN A3
% SET THE CONDITION BITS
% (R(A))
% REF ERI
% (R(A))
% (R(A+1))

```

```

0F45 51CC 0000 0000 0060
0F46 4809 E001 103C 00F0
0F47 0000 00C3 0C30 C020
0F48 4809 E0C3 0C30 C0F0
0F49 2F50 00C3 0000 0060
0F4A 56E0 0000 0000 004C

0F261:
REGSTACK - 1 = CPCR
A3 L = A3
COMP 16 = SAR
A3 R = MIR
FOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

R R = B
R = SAR/15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
PMAR L = BR1
COMP 0 = SAR
PMAR + 1 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = A2
A3 AND LIT = B
15 = LIT
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
P L = BR2
COMP 0 = SAR
MULT - 1 = CPCR
MULT - 1 = CPCR
A3 = B
SETCCA - 1 = CPCR
A3 R = MIR
16 = SAR
ASR
PMAR R = MAR2
R = SAR
EOUTPUT - 1 = CPCR
PMAR + 1 = B
REGSTACK - 1 = CPCR
A3 L = A3
COMP 16 = SAR
A3 R = MIR
FOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

LIT AND B = B
15 = LIT
0 EQ L B
IF TRUE THEN SKIP
CONTENTSPR - 1 = CPCR
B L = B
COMP 16 = SAR
A3 OR B = A3
IFETCH - 1 = CPCR
A3 R = A2
16 = SAR
A2 + B = A2
A3 R = B

0F45 4809 CC40 8000 00F0
0F46 30FC 00C0 0000 0080
0F47 4809 20E5 0800 00F0
0F48 51CC 00C3 0C70 0060
0F49 4809 0F41 0020 0060
0F4A 00C0 00C3 0000 0030
0F4B 4809 0F45 0E30 00F0
0F4C 51CC 00C0 0C70 0060
0F4D 2F30 0F43 0000 0060
0F4E 4809 0C40 2030 00F0
0F4F 4809 E156 0B30 00F0
0F50 51CC 00C0 0C70 0060
0F51 2F30 00C0 0000 0060
0F52 4809 0C41 0C10 00F0
0F53 00C0 00C0 0000 0030
0F54 60E0 0000 0C70 0060
0F55 4C60 0000 0070 0060
0F56 4809 E700 0800 00F0
0F57 2G00 00C0 0C30 0060
0F58 4809 E0C0 8030 00F0
0F59 0000 00C3 0000 0020
0F5A 4809 0F43 801C 00F0
0F5B 00C0 00C0 0C30 0060
0F5C 2F5C 0000 0000 0060
0F5D 4809 0F45 0800 00F0
0F5E 51CC 00C0 0000 0060
0F5F 4809 E001 1000 00F0
0F60 00C0 00C0 0000 0020
0F61 4809 E0C0 8030 00F0
0F62 2F5C 00C3 0000 0060
0F63 00C0 00C0 0C30 0060
0F64 2F5C 0000 0000 0060
0F65 4809 0F43 801C 00F0
0F66 56E0 0000 0000 004C

0F262:
0F60 00C0 00C0 0000 0030
0F61 4809 20E5 0800 00F0
0F62 00C0 00C0 0000 0030
0F63 5810 0000 0C30 00F0
0F64 2380 0000 0C30 00F0
0F65 4809 0C41 0F70 00F0
0F66 00C0 00C0 0000 0020
0F67 4809 EC5C 1F00 00F0
0F68 6330 0000 0C30 00F0
0F69 4809 E000 8030 00F0
0F6A 0000 00C3 0000 0020
0F6B 4809 CC40 2030 00F0
0F6C 4809 E0C0 8000 00F0

```

0F09 3CFC 00C0 C00C 0080
 0FDA 4809 2C56 0B30 00F0
 0FDB 51CC 00C0 0000 0060
 0FDC 4809 0F41 0020 00F0
 0FDD 00CC 0000 0000 003C
 0FDE 4809 0F45 0B30 00FC
 0FDF 51CC 00C0 0000 0060
 0FE0 2F3C 00C0 0000 0060
 0FE1 4C60 00C0 0000 0060
 0FE2 48C9 E0C3 0B00 00F0
 0FE3 2C0C 00C0 0000 0060
 0FE4 4809 E0C0 8C90 00F0
 0FE5 0000 00C0 0000 0020
 0FE6 4809 00C0 0000 20F0
 0FE7 4809 0F43 8C1C 00F0
 0FE8 0000 0000 0000 0010
 0FE9 2F5C 00C0 0000 0060
 0FEA 4809 0F45 0B30 00FC
 0FEB 51CC 00C0 0000 0060
 0FEC 4809 E0C1 1000 00FC
 0FED 00C0 00C0 0000 0020
 0FEE 4809 E0C0 8030 00F0
 0FEF 2F50 00C0 0000 0060
 0FF0 66E0 00C0 0000 0040

0P263J:

0FF1 5700 00C0 0000 0060
 0FF2 4809 0C41 0010 00F0
 0FF3 0000 0000 0000 0030
 0FF4 60E0 00C0 0000 0060
 0FF5 48C9 0C40 0000 00F0
 0FF6 4809 E0C3 9B00 00F0
 0FF7 90FC 00C0 0000 0080
 0FF8 4809 2C55 0B30 00F0
 0FF9 51CC 00C0 0000 0060
 0FFA 4809 0F41 0020 00F0
 0FFB 0000 0000 0000 0030
 0FFC 4809 0F46 0B30 00FC
 0FFD 51CC 00C0 0000 0060
 0FFE 2F3C 00C0 0000 0060
 0FFF 4809 0C40 2C00 00F0
 1000 4C60 00C0 0000 0060
 1001 4809 E0C3 0B00 00F0
 1002 200C 00C0 0000 0060
 1003 4809 E0C3 8C90 00F0
 1004 00CC 0000 0000 0020
 1005 4809 00C0 0000 20F0
 1006 4809 0F43 8C1C 00F0
 1007 0000 0000 0000 0010
 1008 2F50 00C0 0000 0060
 1009 4809 0F45 0B30 00FC
 100A 51CC 00C0 0000 0060
 100B 4809 E0C1 1000 00FC
 100C 4809 E0C0 8C90 00F0
 100D 2F50 00C0 0000 0060
 100E 66E0 00C0 0000 0040

4 = SARI 15 = LIT
 LIT AND B = B
 REGSTACK - 1 = CPCR
 BMAR L = BR1
 COMP 8 = SAR
 BMAR + 1 = B
 REGSTACK - 1 = CPCR
 EINPUT - 1 = CPCR
 MULT - 1 = CPCR
 A3 = B
 SETCCA - 1 = CPCR
 A3 R = MIR
 16 = SAR
 ASR
 BMAR R = MAR2
 8 = SAR
 OUTPUT - 1 = CPCR
 BMAR + 1 = B
 REGSTACK - 1 = CPCR
 A3 L = A3
 COMP 16 = SAR
 A3 R = MIR
 EINPUT - 1 = CPCR
 OPCODE - 1 = MPCR

 RXHFELD - 1 = CPCR
 R 1 = BR2
 COMP 8 = SAR
 EMULIN - 1 = CPCR
 B = MIR
 A3 R = B
 4 = SARI 15 = LIT
 LIT AND B = B
 REGSTACK - 1 = CPCR
 BMAR L = BR1
 COMP 8 = SAR
 BMAR + 1 = B
 REGSTACK - 1 = CPCR
 EINPUT - 1 = CPCR
 B = A2, BHI
 MULT - 1 = CPCR
 A3 = B
 SETCCA - 1 = CPCR
 A3 R = MIR
 16 = SAR
 ASR
 BMAR R = MAR2
 8 = SAR
 OUTPUT - 1 = CPCR
 BMAR + 1 = B
 REGSTACK - 1 = CPCR
 A3 L = A3
 COMP 16 = SAR
 A3 R = MIR
 EINPUT - 1 = CPCR
 OPCODE - 1 = MPCR

05218600 D
 05219100 D
 05220000 D
 05221000 D
 05222000 D
 05223000 D
 05224000 D
 05225000 D
 05226000 D
 05227000 C
 05228000 C
 05229000 D
 05230000 F
 05231000 D
 05232000 D
 05233000 D
 05234000 D
 05235000 D
 05236000 D
 05237000 D
 05238000 D
 05239000 F
 05240000 D
 05241000 D
 05242000 D
 05243000 D
 05244000 D
 05245000 D
 05246000 D
 05247000 D
 05248000 D
 05249000 C
 05250000 C
 05251000 D
 05252000 D
 05253000 D
 05254000 D
 05255000 D
 05256000 C
 05257000 L
 05258000 D
 05259000 D
 05260000 D
 05261000 D
 05262000 D
 05263000 D
 05264000 D
 05265000 D
 05266000 D
 05267000 C
 05268000 D
 05269000 D
 05270000 D
 05271000 D
 05272000 D
 05273000 D
 05274000 D
 05275000 C
 05276000 D
 05277000 D

```

100F 5F90 0F00 0000 C060
1010 4809 C640 C000 00F0
1011 1890 0000 0000 C0C0
1012 4809 0000 0000 00F0
1013 4824 0500 0000 00F0

1014 18A0 0000 0000 C040
1015 18B0 0000 0000 0040
1016 18C0 0000 0000 C040
1017 18D0 0000 0000 C040

1018 4809 0C40 8B30 00F0
1019 80FC C000 0000 00F0
101A 4809 2C56 0B30 00F0
101B 51CC 0000 C050 0060
101C 4809 0F41 0C20 00F0
101D 0C00 0000 C030 0030
101E 2F30 0000 0000 0060
101F 4809 0C41 2000 00F0
1020 0C00 0000 0000 0020
1021 4809 0F46 0B30 00F0
1022 51CC 0000 0000 0060
1023 2F30 0000 0000 0060
1024 4809 0C5C 2000 00F0
1025 4809 0F55 0B30 00F0
1026 00FC 0000 0000 00EC
1027 51CC 0000 0000 0060
1028 2F30 0000 0000 0060
1029 49C9 0C41 0B30 00F0
102A 0000 0000 0000 0020
102B 2400 0000 0000 0060
102C 280E 0000 0000 00F0
102D 50A0 0000 0000 0060
102E 2819 0000 C050 00F0
102F 5050 0000 0000 0060
1030 1809 0000 0000 00F0
1031 4809 0000 0000 00F0
1032 2000 0000 0000 20F0
1033 1809 0000 0000 20F0
1034 1809 0F43 8C1C 00F0
1035 0000 0000 0000 0010
1036 2F50 0000 0000 0060
1037 4809 0000 0000 24F0
1038 1809 0F45 0B00 00F0
1039 51CC 0000 0000 0060
103A 4809 0000 0000 00F0
103B 2F50 0000 0000 0060
103C 56E0 0000 0000 0040

103D 4809 0C40 8B30 00F0
103E 80FC 0000 0000 0080
103F 4809 2C56 0B30 00F0

OPCODE27: XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP27F - 1 = AMPCR
STEP
EXEC
OP270: OP270 - 1 = MPCR
OP271 - 1 = MPCR
OP272 - 1 = MPCR
OP273 - 1 = MPCR

OP27C:
B R = B
Q = SAR; 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
BHAR L = BR1
COMP B = SAR
INPUT - 1 = CPCR
R L = A2
COMP 16 = SAR
BHAR + 1 = B
REGSTACK - 1 = CPCR
INPUT - 1 = CPCR
A2 OR B = A2
A3 AND LIT = B
15 = LIT
REGSTACK - 1 = CPCR
INPUT - 1 = CPCR
P L = B; SET LCI
COMP 16 = SAR
DIV - 1 = CPCR
IF LCI THEN SET LCI; STEP ELSE SKIP; % CHECK FOR OVERFLOW
SETOVBIT - 1 = CPCR
IF LCI THEN SKIP
CLEAROV - 1 = CPCR
A3 = B
A2 = MIR
SETCCA - 1 = CPCR
ASR
DMAR R = MAR2
R = SAR
EQUIPUT - 1 = CPCR
ASE
BHAR + 1 = B
REGSTACK - 1 = CPCR
A3 = MIR
EQUIPUT - 1 = CPCR
OPCODE - 1 = MPCR

F R = B
Q = SAR; 15 = LIT
LIT AND R = C

% "F" INTO A2
% TYPE RR DIVIDE (REGISTER)
% R(A),R(A+1)/R(M) = R(A+1), REMAINDER
% INTO R(A), SET CC AND OV
% ISOLATE "A"
% TEMP STORAGE
% (R(A)) INTO B
% R(A+1)
% R(A+1) INTO MAR2
% (R(A+1)) INTO B
% A2 = (R(A))/R(A+1)
% ISOLATE "M"
% (R(M)) INTO F
% LEFT JUSTIFY (R(M)), SET 32 BIT FLAG
% (R(A),R(A+1))/R(M)
STEP ELSE SKIP; % CHECK FOR OVERFLOW
% SET THE OV BIT
% CLEAR THE OV BIT
% QUOTIENT INTO B
% REMAINDER INTO MIR
% SET THE CONDITION: 91TS
% REFERENCE R(R)
% R(A)
% REMAINDER IN R(A)
% REFERENCE MAR?
% (CREATE R(A+1))
% R(A+1) INTO MAR2
% QUOTIENT
% PI TYPE ? DIVIDE (INDIRECT)
% (R(A),R(A+1))/R(M) = R(A+1), REMAINDER
% INTO R(A), SET CC AND OV
% ISOLATE "A"

```

05338100 D
05339000 D
05340000 C
05341000 D
05342000 D
05343000 D
05344000 D
05345000 D
05346000 D
05347000 D
05348000 D
05349000 D
05350000 D
05351000 D
05352000 D
05353000 C
05354000 C
05355000 D
05356000 D
05357000 D
05358000 D
05359000 C
05360000 D
05361000 D
05362000 D
05363000 D
05364000 D
05365000 D
05366000 D
05367000 D
05368000 D
05369000 D
05370000 D
05371000 D
05372000 D
05373000 D
05374000 D
05375000 D
05376000 D
05377000 D
05378000 D
05379000 D
05380000 D
05381000 D
05382000 D
05383000 D
05384000 D
05385000 D
05386000 C
05387000 C
05388000 D
05389000 D
05390000 D
05391000 D
05392000 D
05393000 D
05394000 D
05395000 D
05396000 D
05397000 D

* TEMP STORAGE
% (R(A)) INTO B
% R(A+1)
% P(A+1) INTO PAR2
% (R(A+1)) INTO B
% A2 = (R(A))/(R(A+1))
% ISOLATE "M"
% Y* INTO E
% (Y*) INTO B
% LEFT JUSTIFY (Y*)
% (R(A))/(R(A+1))/(Y*)
% SET THE OV BIT
% CLEAR THE OV BIT
% REMAINDER INTO MIR
% QUOTIENT INTO B
% SET THE CONDITION BITS
% REF ORI
% R(A)
% R(A+1)
% R(A+1) INTO PAR2
% TYPE RK DIVIDE (CONSTANT)
% (R(A))/(R(A+1))/(Y = R(A+1)), REMAINDER
% INTO R(A), SET CC AND OV
% ISOLATE "M"
% CHECK FOR M = 0
% (R(K)) INTO B
% A3 = (R(P))/INSTRUCTION
% Y* INTO B
% (R(H)) INTO A2
% Y INTO HE WORD OF B
% CLEAR UHW OF A3
% A3 = Y/INSTRUCTION
% ISOLATE "A"
REGSTACK - 1 = CPCR
BHAR L = BRI
COMP 8 = SAR
ENULIN - 1 = CPCR
B L = B/ SET LCI
COMP 16 = SAR
IF LCI THEN SET LCI
SETDVBIT - 1 = CPCR
IF LCI THEN SKIP
CLEAROV - 1 = CPCR
A2 = MIR
A1 = B
SEICCA - 1 = CPCR
ASR
BHAR R = MAR2
P = SAR
EOUTPUT - 1 = CPCR
A3 = MIR
BHAR + 1 = B
REGSTACK - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR
A3 AND LIT = B
15 = LIT
C EOL B
IF TRUE THEN SKIP
CONTENTS - 1 = CPCR
R L = B
COMP 16 = SAR
A3 DR B = A3
IFETCH - 1 = CPCR
A3 R = A3
16 = SAR
A2 + B L = B
A3 L = A3
A3 R = A3
A3 OR B = A3
A3 R = B
Q = SAR/ 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR

0P272:

1040 5100 0000 0030 0060
1041 4809 0F41 0030 00F0
1042 0000 0000 0000 0030
1043 2F30 0000 0000 0060
1044 4809 0041 2000 00FC
1045 0000 0000 0000 0020
1046 4809 0F45 0030 00F0
1047 3100 0000 0000 0060
1048 2F30 0000 0000 0060
1049 4809 0000 2000 00FC
104A 4809 0155 0000 00F0
104B 0000 0000 0000 00E0
104C 3100 0000 0000 0060
104D 2F30 0000 0000 0060
104E 4809 0041 0010 00FC
104F 0000 0000 0000 0030
1050 5000 0000 0000 0060
1051 4909 0041 0000 00F0
1052 0000 0000 0000 0020
1053 2400 0000 0000 0060
1054 2800 0000 0000 0060
1055 5000 0000 0000 0060
1056 2819 0000 0000 00FC
1057 5050 0000 0000 0060
1058 4809 0000 0000 00FC
1059 4809 0000 0000 00FC
105A 2000 0000 0000 0060
105B 4809 0000 0000 20FC
105C 4809 0000 0000 00FC
105D 0000 0000 0000 0010
105E 2F50 0000 0000 0060
105F 4809 0000 0000 00FC
1060 4809 0F46 0000 00FC
1061 5100 0000 0000 0060
1062 2F50 0000 0000 0060
1063 5600 0000 0000 0040
1064 4809 0155 0000 00FC
1065 0000 0000 0000 00E0
1066 4809 0000 0000 00FC
1067 6819 0000 0000 00FC
1068 2300 0000 0000 0060
1069 4809 0041 0000 00FC
106A 0000 0000 0000 0020
106B 4809 0000 0000 00FC
106C 6330 0000 0000 0060
106D 4809 0000 0000 00FC
106E 0000 0000 0000 0020
106F 4809 0041 0000 00FC
1070 4809 0000 0000 00FC
1071 4809 0000 9070 00FC
1072 4809 0000 1000 00FC
1073 4809 0000 0000 00FC
1074 30FC 0000 0000 00FC
1075 4809 2055 0000 00FC
1076 5100 0000 0000 0060

05398000 0
05399000 0
05400000 0
05401000 0
05402000 0
05403000 0
05404000 0
05405000 0
05406000 0
05407000 0
05408000 0
05409000 0
05410000 0
05411000 0
05412000 0
05413000 0
05414000 0
05415000 0
05416000 0
05417000 0
05418000 0
05419000 0
05420000 0
05421000 0
05422000 0
05423000 0
05424000 0
05425000 0
05426000 0
05427000 0
05428000 0
05429000 0
05430000 0
05431000 0
05432000 0
05433000 0
05434000 0
05435000 0
05436000 0
05437000 0
05438000 0
05439000 0
05440000 0
05441000 0
05442000 0
05443000 0
05444000 0
05445000 0
05446000 0
05447000 0
05448000 0
05449000 0
05450000 0
05451000 0
05452000 0
05453000 0
05454000 0
05455000 0
05456000 0
05457000 0

TEMP STORAGE
(R(A)) INTO E
(R(A+1)) INTO MAR2
(R(A+1)) INTO B
A2 = (R(A))/(R(A+1))
Y INTO B
LEFT JUSTIFY DIVISOR
(R(A),R(A+1))/I
STEP ELSE SKIP % CHECK FOR OVERFLOW
SET THE OV BIT
CLEAR THE OV BIT
QUOTIENT FOR SET CC
SET THE CONDITION BITS
REMAINDER INTO MIR
R(A)
P(A+1)
R(A+1) INTO MAR2
QUOTIENT INTO MIR
TYPE RX DEVICE, (R(A),R(A+1))/(Y) =
R(A+1), REMAINDER INTO R(A), SET OV,
Y INTO B
(Y) INTO B
ISOLATE "A"
R(A) INTO MAR2
TEMP STORAGE
(R(A)) INTO E
R(A+1)
R(A+1) INTO MAR2
(R(A+1)) INTO B
A2 = (R(A))/(R(A+1))
LEFT JUSTIFY THE DIVISOR
(R(A),R(A+1))/(Y)
STEP ELSE SKIP % CHECK FOR OVERFLOW
SET THE OV BIT
CLEAR THE OV BIT
QUOTIENT INTO B
SET THE CONDITION BITS

BMAR L = BRI
COMP B = SAR
EINPUT - 1 = CPCR
B L = A2
COMP 16 = SAR
PHAR + 1 = B = CPCR
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
A2 OR B = A2
A3 R = B SET LCI
16 = SAR
6 L = B
DIV - 1 = CPCR
IF LCI THEN SET LCI;
SETOVBIT - 1 = CPCR
IF LCI THEN SKIP
CLEAROV - 1 = CPCR
A3 = B
SETCCA - 1 = CPCR
A2 = MIR; ASR
BMAR R = MAR2
6 = SAR
EOUTPUT - 1 = CPCR
BMAR + 1 = B
REGSTACK - 1 = CPCR
A3 = MIR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

0P273:

RYMFIELD - 1 = CPCR
B L = BR2
COMP B = SAR
EMULIN - 1 = CPCR
B = MIR
A3 R = B
4 = SARI; 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EMAR L = BRI
COMP B = SAR
EINPUT - 1 = CPCR
B L = A2
COMP 16 = SAR
BMAR + 1 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
A2 OR B = A2
B; SET LCI
B L = B
COMP 16 = SAR
DIV - 1 = CPCR
IF LCI THEN SET LCI;
SETOVBIT - 1 = CPCR
IF LCI THEN SKIP
CLEAROV - 1 = CPCR
A3 = B
SETCCA - 1 = CPCR

1C77 4809 0F41 0020 00F0
1C78 00CC 00C0 00C0 00C0
1C79 2F30 00F0 00C0 00C0
1C7A 4809 00C1 2000 00C0
1C7B 0000 00C0 00C0 00C0
1C7C 4809 0F45 00C0 00C0
1C7D 51CC 00C0 00C0 00C0
1C7E 2F30 00C0 00C0 00C0
1C7F 4809 00C1 00C0 00C0
1C80 00CC 00C0 00C0 00C0
1C81 4809 0F41 00C0 00C0
1C82 2400 00C0 00C0 00C0
1C83 2800 00C0 00C0 00C0
1C84 50AC 00C0 00C0 00C0
1C85 2819 00C0 00C0 00C0
1C86 5050 00C0 00C0 00C0
1C87 4809 00C1 00C0 00C0
1C88 2000 00C0 00C0 00C0
1C89 4809 00C1 00C0 00C0
1C8A 4809 0F45 00C0 00C0
1C8B 5000 00C0 00C0 00C0
1C8C 2F50 00C0 00C0 00C0
1C8D 4809 0F45 00C0 00C0
1C8E 51CC 00C0 00C0 00C0
1C8F 4809 00C1 00C0 00C0
1C90 2F50 00C0 00C0 00C0
1C91 66E0 00C0 00C0 00C0
1C92

5700 00C0 00C0 00C0
4809 0C41 00C0 00C0
00CC 00C0 00C0 00C0
50E0 00C0 00C0 00C0
4809 00C1 00C0 00C0
50FC 00C0 00C0 00C0
4809 2056 00C0 00C0
51CC 00C0 00C0 00C0
4809 00C1 00C0 00C0
0000 00C0 00C0 00C0
2F30 00C0 00C0 00C0
4809 0C41 2000 00C0
0000 00C0 00C0 00C0
4809 0F45 00C0 00C0
51CC 00C0 00C0 00C0
2F30 00C0 00C0 00C0
4809 00C1 00C0 00C0
49C9 00C0 00C0 00C0
4809 0C41 00C0 00C0
5000 00C0 00C0 00C0
2800 00C0 00C0 00C0
50AC 00C0 00C0 00C0
2819 00C0 00C0 00C0
5050 00C0 00C0 00C0
4809 00C1 00C0 00C0
2000 00C0 00C0 00C0

```

1FAF 4809 C0C0 0030 20FC
1FB0 4809 0F43 801C 00F0
1FB1 0000 0000 0000 0010
1FB2 2F5C 0000 0000 0060
1FB3 4809 0F45 0B30 00F0
1FB4 5100 0000 0000 0060
1FB5 4809 0000 0000 00FC
1FB6 2F50 0000 0000 0060
1FB7 56EC 0000 0000 0040

10B8 5F90 00C0 0000 0060
10B9 4809 0640 0000 00F0
10BA 18EC 0000 0000 0000
10BB 4809 0000 0000 00FC
10BC 4824 0000 0000 00FC

10BD 18FC 0000 0000 0040
10BE 1900 0000 0000 0040
10BF 191C 0000 0000 0040
10C0 1920 0000 0000 0040

10C1 228C 0000 0000 0060
10C2 4809 0000 0000 00FC
10C3 2380 0000 0000 0060
10C4 4809 0000 2000 00FC
10C5 4809 0000 0000 00FC
10C6 4809 0000 0000 00FC
10C7 0000 0000 0000 0020
10C8 2F50 0000 0000 0060
10C9 2000 0000 0000 0060
10CA 66EC 0000 0000 0040

10CB 2380 0000 0000 0060
10CC 4809 0000 0000 00FC
10CD 0000 0000 0000 0030
10CE 6000 0000 0000 0060
10CF 4809 0000 0000 00FC
10D0 4809 0000 0000 00FC
10D1 2280 0000 0000 0060
10D2 4809 0000 2000 00FC
10D3 4809 0000 0000 00FC
10D4 2F5C 0000 0000 0060
10D5 2000 0000 0000 0060
10D6 56EC 0000 0000 0040

10D7 4809 2056 0000 00FC
10D8 0000 0000 0000 00FC
10D9 4809 0000 0000 00FC
10DA 5819 0000 0000 00FC
10DB 238C 0000 0000 0060

```

```

A2 = MIR, ASR
B MAR R = MAR2
B = SAR
OUTPUT - 1 = CPCR
B MAR + 1 = B
REGSTACK - 1 = CPCR
A3 = MIR
OUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

```

```

OP300E30: XFC00E - 1 = CPCR
A2 + AMPCR = AMPCR
OP30F - 1 = AMPCR
STEP
EXEC

```

```

OP30F: OP300 - 1 = MPCR
OP301 - 1 = MPCR
OP302 - 1 = MPCR
OP303 - 1 = MPCR

```

```

OP300:
CONTENTSRA - 1 = CPCR
B = MIR
CONTENTSRM - 1 = CPCR
B = A2, BHI
A2 AND B = MIR, P
A3 R = MAR2
16 = SAR
OUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

```

```

OP301:
CONTENTSFM - 1 = CPCR
B L = BR2
COMP B = SAR
EMULIH - 1 = CPCR
B = MIR
A3 = B
CONTENTSRA - 1 = CPCR
R = A2, BHI
A2 AND B = MIR, P
OUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

```

```

OP302:
LIT AND B = B
J5 = LIT
C EOL B
IF TRUE THEN SKIP
CONTENTSFM - 1 = CPCR

```

```

% REMAINDER INTO MIR
% R(A)
05458000 D
05459000 D
05460000 D
05461000 D
05462000 D
05463000 D
05464000 D
05465000 D
05466000 D
05467000 D
05468000 D
05469000 D
05470000 D
05471000 D
05472000 D
05473000 D
05474000 D
05475000 D
05476000 D
05477000 D
05478000 D
05479000 D
05480000 C
05481000 D
05482000 D
05483000 D
05484000 D
05485000 D
05486000 D
05487000 D
05488000 D
05489000 D
05490000 D
05491000 D
05492000 C
05493000 D
05494000 D
05495000 C
05496000 D
05497000 D
05498000 D
05499000 D
05500000 D
05501000 D
05502000 D
05503000 C
05504000 D
05505000 D
05506000 D
05507000 D
05508000 D
05509000 D
05510000 D
05511000 D
05512000 D
05513000 D
05514000 D
05515000 D
05516000 D
05517000 D

```

10C8 4809 0C41 0B3C C0F0
 10C9 000C 00C3 007C C020
 10DA 4809 EC5C 1030 C0F0
 10DB 633C 00C3 0000 0060
 10DC 4809 E0D0 0000 00FC
 10DD 000C 00C3 0000 C020
 10DE 4809 CC40 0090 C0F0
 10DF 4809 EDC3 0B70 C0FC
 10E0 229C 00C3 0000 0060
 10E1 4809 CC40 2070 00F0
 10E2 4809 CC55 0B90 00F0
 10E3 2F5C 00C3 0000 0060
 10E4 200C 00C3 0000 C060
 10E5 56EC C0CC 0070 C040

10EA 570C 00C3 0030 0060
 10EB 4809 CC41 0C10 C0F0
 10EC 000C 00C3 0000 C030
 10ED 50E0 00C3 0C70 0060
 10EE 4809 CC40 0030 00F0
 10EF 48C9 EC00 0B00 00F0
 10F0 22B0 00C3 0070 0060
 10F1 48C9 CC40 2000 00F0
 10F2 4809 CC56 0E90 C0F0
 10F3 2F5C 00C3 0000 0060
 10F4 2000 C0C3 0C70 C060
 10F5 56EC 00C3 0070 C040

10F6 5F9C 00C3 0000 0060
 10F7 4809 C640 0C40 C0F0
 10F8 193C 0C70 C0C0 00C0
 10F9 4809 0FC0 0000 00F0
 10FA 4824 00C3 0000 00F0
 10FB 194C 00C3 0000 0040
 10FC 195C 00C3 0C70 0040
 10FD 196C 00C3 00C0 0040
 10FE 197C 00C3 0C30 0040

10FF 229C 00C3 0000 0060
 1100 4809 CC40 0090 C0F0
 1101 238C 00C3 0C70 0060
 1102 4809 CC40 2000 00F0
 1103 4809 CC5C 0B9C 00FC
 1104 4809 EDC3 801C C0FC
 1105 0000 00C3 0000 0020
 1106 2F5C 00C3 0000 0060
 1107 200C 00C3 0000 0060
 1108 56EC 00C3 0000 C040

B L = B
 COMP 16 = SAR
 A3 OR B = A3
 IFETCH - 1 = CPCR
 A3 R = A2
 16 = SAR
 A2 + B = MIR
 A3 = B
 CONTENTSRA - 1 = CPCR % (R(A)) INTO B
 R = A2, EMI
 A2 AND B = MIR, B
 EOUTPUT - 1 = CPCR
 SETCCA - 1 = CPCR
 OPCODE - 1 = MPCR

OP3C3:
 FXMFIELD - 1 = CPCR
 B L = BR2
 COMP 8 = SAR
 EMULIN - 1 = CPCR
 B = MIR
 A3 = B
 CONTENTSRA - 1 = CPCR % (R(A)) INTO B
 B = A2, PMI
 A2 AND B = MIR, B
 EOUTPUT - 1 = CPCR
 SETCCA - 1 = CPCR
 OPCODE - 1 = MPCR

OPCODE31: XFCODE - 1 = CPCR
 A2 + AMPCR = AMPCR
 OP31F - 1 = AMPCR
 STEP
 EXEC
 OP31F: OP310 - 1 = MPCR
 OP311 - 1 = MPCR
 OP312 - 1 = MPCR
 OP313 - 1 = MPCR

OP31C:
 CONTENTSRA - 1 = CPCR
 B = MIR
 CONTENTSRM - 1 = CPCR
 R = A2, EMI
 A2 OR B = MIR, B
 A3 R = MAR2
 16 = SAR
 EOUTPUT - 1 = CPCR
 SETCCA - 1 = CPCR
 OPCODE - 1 = MPCR

OP311:
 RI TYPE 2 OR (INDIRECT)
 (R(A)) OR (Y*) = R(A), SET CC

C5518C00 D
 C5519C00 D
 C5520C00 D
 C5521C00 D
 C5522C00 D
 C5523C00 D
 C5524C00 D
 C5525C00 D
 C5526C00 D
 C5527C00 D
 C5528C00 D
 C5529C00 D
 C5530C00 D
 C5531C00 C
 C5532C00 D
 C5533C00 D
 C5534C00 D
 C5535C00 D
 C5536C00 D
 C5537C00 D
 C5538C00 D
 C5539C00 D
 C5540C00 D
 C5541C00 D
 C5542C00 D
 C5543C00 D
 C5544C00 D
 C5545C00 D
 C5546C00 D
 C5547C00 D
 C5548C00 D
 C5549C00 D
 C5550C00 D
 C5551C00 C
 C5552C00 D
 C5553C00 D
 C5554C00 D
 C5555C00 D
 C5556C00 D
 C5557C00 C
 C5558C00 D
 C5559C00 D
 C5560C00 D
 C5561C00 C
 C5562C00 D
 C5563C00 D
 C5564C00 D
 C5565C00 D
 C5566C00 D
 C5567C00 D
 C5568C00 D
 C5569C00 D
 C5570C00 D
 C5571C00 D
 C5572C00 D
 C5573C00 D
 C5574C00 D
 C5575C00 D
 C5576C00 D
 C5577C00 D

```

1109 235C 0000 0000 0060
110A 4809 0C41 0010 00F0
110B 000C 0000 0000 0030
110C 5000 0000 0000 0060
110D 4809 0C40 0C30 00F0
110E 4809 E000 0B00 00F0
110F 2280 0000 0000 0060
1110 4809 0C40 2030 00FC
1111 4809 C05C 0B30 00F0
1112 2F5C 0000 0000 0060
1113 2000 0000 0000 0060
1114 56E0 0000 0000 0040

0P312:
1115 4809 2055 0B70 00F0
1116 00FC 0000 0000 00E0
1117 4809 0052 0000 00F0
1118 5819 0000 0000 0060
1119 2380 0000 0000 0060
111A 4809 0C41 0B00 00F0
111B 0000 0000 0000 0020
111C 4809 E05C 1C30 00FC
111D 5330 0000 0000 0060
111E 4809 E000 A000 00FC
111F 0CFC 0000 0000 0040
1120 4809 0C40 0B00 00F0
1121 4809 E000 0600 00F0
1122 2280 0000 0000 0060
1123 4809 0C40 2000 00F0
1124 4809 C05C 0B30 00FC
1125 2F5C 0000 0000 0060
1126 2000 0000 0000 0060
1127 56E0 0000 0000 0040

0P313:
1128 570C 0000 0000 0060
1129 4809 0C41 0010 00F0
112A 000C 0000 0000 0030
112B 5000 0000 0000 0060
112C 4809 0C40 0C30 00FC
112D 4809 E000 0B00 00F0
112E 2280 0000 0000 0060
112F 4809 0C40 2000 00F0
1130 4809 C05C 0B30 00FC
1131 2F5C 0000 0000 0060
1132 2000 0000 0000 0060
1133 56E0 0000 0000 0040

0P314:
1134 5F9C 0000 0000 0060
1135 4809 0C40 0000 00F0
1136 198C 0000 0000 0000
1137 4809 0C40 0000 00F0
1138 4824 0000 0000 00F0
1139 199C 0000 0000 0040

```

```

CONTENTS RM - 1 = CPCR % Y INTO B
B L = BR2
COMP 8 = SAR
EMULIN - 1 = CPCR % (Y*) INTO B
B = MIR
A3 = B
CONTENTS RA - 1 = CPCR % (R(A)) INTO B
B = A2,BMI
A2 OR B = MIR, B
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

%
%
% PK TYPE OR (CONSTANT)
% (R(A)) OR Y = R(A), SET (C
% ISOLATE "M"
% CHECK FOR M = 0
IF TRUE THEN SKIP
CONTENTS RM - 1 = CPCR % (R(P*)) INTO B
B L = B
COMP 16 = SAR
A3 OR B = A3
IFETCH - 1 = CPCR
A3 R = A2
16 = SAR, 15 = LIT
A2 + B = MIR
A3 = B
CONTENTS RA - 1 = CPCR % (R(A)) INTO B
B = A2, BMI
A2 OR B = MIR, B
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

%
%
% RX TYPE OR
% (R(A)) OR (Y) = R(A), SET CC
% Y INTO B
% (Y) INTO B
% SET THE CONDITION BITS
%
%
% *F* C00L INTO A2
%
%

```

```

05578000 0
05579000 0
05580000 0
05581000 0
05582000 0
05583000 0
05584000 0
05585000 0
05586000 0
05587000 0
05588000 0
05589000 0
05590000 0
05591000 0
05592000 0
05593000 0
05594000 0
05595000 0
05596000 0
05597000 0
05598000 0
05599000 0
05600000 0
05601000 0
05602000 0
05603000 0
05604000 0
05605000 0
05606000 0
05607000 0
05608000 0
05609000 0
05610000 0
05611000 0
05612000 0
05613000 0
05614000 0
05615000 0
05616000 0
05617000 0
05618000 0
05619000 0
05620000 0
05621000 0
05622000 0
05623000 0
05624000 0
05625000 0
05626000 0
05627000 0
05628000 0
05629000 0
05630000 0
05631000 0
05632000 0
05633000 0
05634000 0
05635000 0
05636000 0
05637000 0

```

```

113A 194C 00C0 00C0 0040
113B 198C 00C0 00C0 0040
113C 19CC 00C0 00C0 0040

113D 2280 00C0 00C0 0060
113E 1809 0C40 00C0 00F0
113F 238C 0000 0000 0060
1140 48C9 0C40 2000 00FF
1141 4809 0C4C 004C 00F0
1142 4809 0000 801C 00FF
1143 0000 0000 0000 0020
1144 2F5C 0000 0000 0060
1145 200C 0000 0000 0060
1146 56E0 00C0 00C0 0040

1147 238C 00C0 00C0 0060
1148 4809 0C41 001C 00F0
1149 0000 00C0 0000 0030
114A 50E0 00C0 0000 006C
114B 4809 0C40 00C0 00F0
114C 4809 00F0 0070 00F0
114D 228C 00C0 0000 0060
114E 4809 0C40 2000 00F0
114F 4809 0C4C 0050 00F0
1150 2F5C 0000 0000 0060
1151 200C 0000 00C0 0060
1152 56E0 00C0 00C0 0040

1153 4809 2C55 0000 00F0
1154 00FC 00C0 0000 00F0
1155 4809 0C52 0000 00F0
1156 5819 00C0 0000 00F0
1157 238C 00C0 0000 0060
1158 48C9 0C41 0000 00F0
1159 0000 00C0 0000 0020
115A 4809 0C5C 1000 00FC
115B 533C 00C0 0000 0060
115C 4809 00F0 0070 00F0
115D 00F0 00C0 0000 0040
115E 48C9 0C40 0000 00F0
115F 4809 00C0 0000 00FC
1160 2280 00C0 0000 0060
1161 4809 0C40 2070 00FC
1162 4809 0C4C 0050 00F0
1163 2F50 00C0 0000 0060
1164 200C 00C0 0000 0060
1165 56E0 00C0 00C0 0040

0P320:
113A 194C 00C0 00C0 0040
113B 198C 00C0 00C0 0040
113C 19CC 00C0 00C0 0040

113D 2280 00C0 00C0 0060
113E 1809 0C40 00C0 00F0
113F 238C 0000 0000 0060
1140 48C9 0C40 2000 00FF
1141 4809 0C4C 004C 00F0
1142 4809 0000 801C 00FF
1143 0000 0000 0000 0020
1144 2F5C 0000 0000 0060
1145 200C 0000 0000 0060
1146 56E0 00C0 00C0 0040

0P321:
1147 238C 00C0 00C0 0060
1148 4809 0C41 001C 00F0
1149 0000 00C0 0000 0030
114A 50E0 00C0 0000 006C
114B 4809 0C40 00C0 00F0
114C 4809 00F0 0070 00F0
114D 228C 00C0 0000 0060
114E 4809 0C40 2000 00F0
114F 4809 0C4C 0050 00F0
1150 2F5C 0000 0000 0060
1151 200C 0000 00C0 0060
1152 56E0 00C0 00C0 0040

0P322:
1153 4809 2C55 0000 00F0
1154 00FC 00C0 0000 00F0
1155 4809 0C52 0000 00F0
1156 5819 00C0 0000 00F0
1157 238C 00C0 0000 0060
1158 48C9 0C41 0000 00F0
1159 0000 00C0 0000 0020
115A 4809 0C5C 1000 00FC
115B 533C 00C0 0000 0060
115C 4809 00F0 0070 00F0
115D 00F0 00C0 0000 0040
115E 48C9 0C40 0000 00F0
115F 4809 00C0 0000 00FC
1160 2280 00C0 0000 0060
1161 4809 0C40 2070 00FC
1162 4809 0C4C 0050 00F0
1163 2F50 00C0 0000 0060
1164 200C 00C0 0000 0060
1165 56E0 00C0 00C0 0040

113A 194C 00C0 00C0 0040
113B 198C 00C0 00C0 0040
113C 19CC 00C0 00C0 0040

113D 2280 00C0 00C0 0060
113E 1809 0C40 00C0 00F0
113F 238C 0000 0000 0060
1140 48C9 0C40 2000 00FF
1141 4809 0C4C 004C 00F0
1142 4809 0000 801C 00FF
1143 0000 0000 0000 0020
1144 2F5C 0000 0000 0060
1145 200C 0000 0000 0060
1146 56E0 00C0 00C0 0040

1147 238C 00C0 00C0 0060
1148 4809 0C41 001C 00F0
1149 0000 00C0 0000 0030
114A 50E0 00C0 0000 006C
114B 4809 0C40 00C0 00F0
114C 4809 00F0 0070 00F0
114D 228C 00C0 0000 0060
114E 4809 0C40 2000 00F0
114F 4809 0C4C 0050 00F0
1150 2F5C 0000 0000 0060
1151 200C 0000 00C0 0060
1152 56E0 00C0 00C0 0040

1153 4809 2C55 0000 00F0
1154 00FC 00C0 0000 00F0
1155 4809 0C52 0000 00F0
1156 5819 00C0 0000 00F0
1157 238C 00C0 0000 0060
1158 48C9 0C41 0000 00F0
1159 0000 00C0 0000 0020
115A 4809 0C5C 1000 00FC
115B 533C 00C0 0000 0060
115C 4809 00F0 0070 00F0
115D 00F0 00C0 0000 0040
115E 48C9 0C40 0000 00F0
115F 4809 00C0 0000 00FC
1160 2280 00C0 0000 0060
1161 4809 0C40 2070 00FC
1162 4809 0C4C 0050 00F0
1163 2F50 00C0 0000 0060
1164 200C 00C0 0000 0060
1165 56E0 00C0 00C0 0040

0P320:
% RR TYPE EXCLUSIVE OR (REGISTER)
% (R(A)) XOR (R(H)) = R(A), SET CC
% (R(A)) XOR (R(A)) INTO B
% (R(H)) INTO B
% R(A)
% SET THE CONDITION BITS
%
% RI TYPE 2 EXCLUSIVE OR (INDIRECT)
% (R(A)) XOR (Y*) = R(A), SET (C
% Y* INTO B
% (Y*) INTO B
% (R(A)) INTO B
% SET THE CONDITION BITS
%
% RK TYPE EXCLUSIVE OR (CONSTANT)
% (R(A)) XOR Y = R(A), SET CC
% ISOLATE *H*
% CHECK FOR H = 0
% (R(H)) INTO B
% A3 = (R(H))/INSTRUCTION
% *P* INTO B
% Y INTO MIR
% (R(A)) INTO B
% SET THE CONDITION BITS
%
% RX TYPE EXCLUSIVE OR
% (R(A)) XOR (Y) = R(A), SET CC

```

```

1166 5700 0000 0000 0060
1167 4809 0041 0010 00F0
1168 0000 0000 0000 0030
1169 5000 0000 0000 0060
116A 4809 0040 0030 00F0
116B 4809 0000 0000 00F0
116C 2280 0000 0000 0060
116D 4809 0040 2030 00F0
116E 4809 0040 0830 00F0
116F 2F50 0000 0000 0060
1170 2000 0000 0000 0060
1171 5600 0000 0000 0040

1172 5F90 0000 0000 0060
1173 4809 0040 0000 00F0
1174 1900 0000 0000 0000
1175 4809 0000 0000 00F0
1176 4824 0000 0000 00F0

1177 1900 0000 0000 0040
1178 1970 0000 0000 0040
1179 1A00 0000 0000 0040
117A 1A10 0000 0000 0040

117B 2380 0000 0000 0060
117C 4809 0040 0000 00F0
117D 4809 0000 0000 00F0
117E 3000 0000 0000 0000
117F 4809 2050 0000 00F0
1180 5100 0000 0000 0060
1181 4809 0040 0000 00F0
1182 0000 0000 0000 0030
1183 4809 0040 0800 00F0
1184 5100 0000 0000 0060
1185 2F30 0000 0000 0060
1186 4809 0040 2030 00F0
1187 4809 0050 0000 00F0
1188 4809 0000 0000 20F0
1189 4809 0040 8010 00F0
118A 0000 0000 0000 0010
118B 2F30 0000 0000 0060
118C 4809 0040 2030 00F0
118D 4809 0050 0000 00F0
118E 2F50 0000 0000 0060
118F 2000 0000 0000 0060
1190 5600 0000 0000 0040

1191 2380 0000 0000 0060
1192 4809 0041 0010 00F0
1193 0000 0000 0000 0030
1194 6000 0000 0000 0060
1195 4809 0000 0000 00F0
1196 4809 0000 0000 00F0
1197 3000 0000 0000 0080
1198 4809 2050 0000 00F0

05690000 D
05699000 D
05700000 D
05701000 D
05702000 C
05703000 D
05704000 D
05705000 D
05706000 C
05707000 D
05708000 D
05709000 C
05710000 D
05711000 D
05712000 D
05713000 D
05714000 D
05715000 D
05716000 D
05717000 D
05718000 D
05719000 D
05720000 D
05721000 C
05722000 D
05723000 D
05724000 D
05725000 D
05726000 D
05727000 D
05728000 D
05729000 C
05730000 D
05731000 D
05732000 D
05733000 D
05734000 D
05735000 D
05736000 D
05737000 D
05738000 D
05739000 C
05740000 D
05741000 D
05742000 D
05743000 D
05744000 D
05745000 D
05746000 D
05747000 D
05748000 D
05749000 D
05750000 D
05751000 D
05752000 C
05753000 D
05754000 D
05755000 D
05756000 C
05757000 D

% XMFIELD - 1 = CFCR % Y INTO B
% L = BR2
% COMP B = SAR
% EMULIN - 1 = CPCR
% B = MIR
% A3 = B
% CONTENTSRA - 1 = CPCR % (R(A)) INTO D
% A2 XOR B = MIR, B
% EOUTPUT - 1 = CPCR
% SETCCA - 1 = CPCR
% OPCODE - 1 = MPCR

%
%
% % *F* INTO A2
%
%
%
% % TYPE RR MASKED SUBSTITUT (REGISTER)
% IF (R(A+1))N = 1, (R(H)) INTO R(A), CC05723000 D
% (R(P)) INTO B
% TEMP STORAGE
%
% ISOLATE *A*
% (R(A)) INTO MAR2
% STORE R(A)
%
% (R(A+1))
% (R(A+1)) INTO MAR2
% (R(A+1)) INTO B
%
% (R(A+1)) AND (R(H))
% REFERENCE BR1
%
% (R(A)) INTO P
%
% SET THE CONDITION BITS
%
%
% % RI TYPE 2 MASKED SUBSTITUTE (INDIRECT)
% IF (R(A+1))N=1, (Y*N = R(A)), SET CC
% (R(H)) INTO B
%
% (Y*) INTO B
% TEMP STORAGE
%
% ISOLATE *A*

```



```

1100 50EC 0CC3 0020 0060
1101 4809 0C40 0090 00F0
1102 4809 EC00 8000 00F0
1103 80FC 0000 0000 00F0
1104 8009 2055 0E00 0060
1105 5100 0000 0000 0060
1106 4809 0F41 0020 00F0
1107 0000 0000 0000 0030
1108 4809 0F45 0030 00FC
1109 5100 0000 0000 0060
1110 2F30 0000 0000 0060
1111 4809 0C40 2090 00F0
1112 4809 CC56 0090 00F0
1113 4809 0000 0000 20F0
1114 4809 0F43 8010 00FC
1115 0000 0000 0000 0010
1116 2F30 0000 0000 0060
1117 4809 0C40 2070 00FC
1118 4809 CC5C 0090 00F0
1119 2F30 0000 0000 0060
1120 2000 0000 0000 0060
1121 56E0 0000 0000 0040
1122

11E3 5F90 0000 0000 0060
11E4 4809 C640 0090 00F0
11E5 1A20 0000 0000 00C0
11E6 4809 0000 0000 00F0
11E7 4824 0000 0000 00F0

11E9 1A30 0000 0000 0040
11EA 1A40 0000 0000 0040
11EB 1A50 0000 0000 0040
11EC 1A60 0000 0000 0040

11EC 2380 0000 0000 0060
11ED 4809 0C40 0090 00F0
11EE 4809 EC00 8000 00F0
11EF 80FC 0000 0000 0080
11F0 4809 2055 0E00 00FC
11F1 5100 0000 0000 0060
11F2 2F30 0000 0000 0060
11F3 4809 0C40 2030 00F0
11F4 4809 0F46 0070 00FC
11F5 5100 0000 0000 0060
11F6 2F30 0000 0000 0060
11F7 4809 CC56 2000 00F0
11F8 4809 0C40 1030 00F0
11F9 4809 EC56 0070 00F0
11FA 2000 0000 0000 0060
11FB 66E0 0000 0000 0040

0P340:
F MULIN - 1 = CPCR
B = MIR
A3 R = B
Q = SAR; 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
B MAR L = BR1
COMP B = SAR
B MAR + 1 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = A2, BHI
A2 AND B = MIR
ASR
B MAR R = MAR2
B = SAR
EINPUT - 1 = CPCR
B = A2, BHI
A2 OR B = MIR, B
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

0P341:
X (Y) INTO B
X TEMP STORAGE
X ISOLATE "A"
X (R(A)) INTO MAR2
X TEMP STORAGE
X (R(A+1))
X (R(A+1)) INTO MAR2
X (R(A+1)) INTO B
X (R(A+1)) AND (Y)
X REFERENCE BR1
X (R(A)) INTO B
X (R(A)) INTO B
X "F" INTO A2
X SET THE CONDITION BITS
X
X
X TYPE RR COMPARE MASKED (REGISTER)
X (R(A)) AND (R(A+1)) ; (R(M)) AND
X (R(A+1)) ; SET CC
X (R(A)) INTO B
X TEMP STORAGE
X ISOLATE "A"
X (R(A)) INTO P
X (R(A+1))
X (R(A+1)) INTO MAR2
X (R(A+1)) INTO B
X (R(A)) AND (R(A+1))
X (R(M)) AND (R(A+1))
X SET THE (CONDITION BITS)
X
X
X RI TYPE 2 COMPARE MASKED (INDIRECT)
X (R(A)) AND (R(A+1)) ; (Y) AND (R(A+1))
X AND SET CC

```

```

11FC 238C 0000 0000 0060
11FD 4809 0C41 0010 00F0
11FE 0C00 0000 0000 0030
11FF 50EC 0000 0000 0060
1200 4809 0C40 0000 00FC
1201 4809 0000 0000 00FC
1202 60FC 0000 0000 0000
1203 4809 2C55 0000 00FC
1204 5100 0000 0000 00FC
1205 2F30 0000 0000 0060
1206 4809 0C40 2000 00F0
1207 4809 0F45 0000 00F0
1208 5100 0000 0000 0060
1209 2F30 0000 0000 0060
120A 4609 0C55 2000 00FC
120B 4809 0C40 1000 00FC
120C 4809 0C55 0000 00FC
120D 2000 0000 0000 0060
120E 50E0 0000 0000 0040

120F 4809 2C55 0E00 00F0
1210 00FC 0000 0000 00EC
1211 4809 0C52 0000 00F0
1212 6819 0000 0000 00F0
1213 238C 0000 0000 0060
1214 4809 6C41 0000 00F0
1215 0000 0000 0000 0020
1216 4809 0C5C 1000 00F0
1217 5330 0000 0000 0060
1218 4809 0C00 0000 00F0
1219 0000 0000 0000 0020
121A 4809 0C40 0000 00F0
121B 4809 0000 0000 00F0
121C 30FC 0000 0000 0080
121D 4809 2C55 0000 00F0
121E 5100 0000 0000 0060
121F 2F30 0000 0000 0060
1220 4809 0C40 2000 00F0
1221 4809 0F45 0000 00FC
1222 5100 0000 0000 0060
1223 2F30 0000 0000 0060
1224 4809 0C55 2000 00F0
1225 4809 0C40 1000 00F0
1226 4809 0C55 0000 00FC
1227 2000 0000 0000 0060
1228 66E0 0000 0000 0040

1229 570C 0000 0000 0060
122A 4809 0C41 0010 00FC
122B 0000 0000 0000 0030
122C 50EC 0000 0000 0060
122D 4809 0C40 0000 00FC

```

```

CONTENTSRM - 1 = CPCR
B L = BR2
COMP B = SAR
EMULIN - 1 = CPCR
R = MIR
A3 R = B
4 = SAR, 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
R = A2
SMAR + 1 = B
R(A+1)
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
A2 AND B = A2
R = A3, PMI
A3 AND B = B
SETCC - 1 = CPCR
OPCODE - 1 = MPCR

```

OP342:

```

LIT AND B = B
15 = LIT
0 EOL B
IF TRUE THEN SKIF
CONTENTSRM - 1 = CPCR
B L = B
COMP 16 = SAR
A3 OR B = A3
IFETCH - 1 = CPCR
A3 R = A2
16 = SAR
A2 + B = MIR
A3 R = B
4 = SAR, 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = A2
PMAR + 1 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
A2 AND B = A2
R = A3, BMI
A3 AND B = B
SETCC - 1 = CPCR
OPCODE - 1 = MPCR

```

OP343:

```

RXMFIELD - 1 = CPCR
B L = BR2
COMP B = SAR
EMULIN - 1 = CPCR
R = MIR

```

```

05878C00 0
05879C0C 0
05880C0C 0
05881C00 0
05882C00 0
05883C00 0
05884C00 0
05885C0C 0
05886C00 0
05887C00 0
05888C00 0
05889C00 0
05890C00 0
05891C00 0
05892C00 0
05893C00 0
05894C00 0
05895C00 0
05896C00 0
05897C00 0
05898C00 0
05899C00 0
05900C00 0
05901C00 0
05902C00 0
05903C00 0
05904C00 0
05905C00 0
05906C00 0
05907C00 0
05908C00 0
05909C00 0
05910C00 0
05911C00 0
05912C00 0
05913C00 0
05914C00 0
05915C00 0
05916C00 0
05917C00 0
05918C00 0
05919C00 0
05920C00 0
05921C00 0
05922C00 0
05923C00 0
05924C00 0
05925C00 0
05926C00 0
05927C00 0
05928C00 0
05929C00 0
05930C00 0
05931C00 0
05932C00 0
05933C00 0
05934C00 0
05935C00 0
05936C00 0
05937C00 0

```

```

% TYPE RK COMPARE MASKED ((CONSTANT))
% (R(A)) AND (R(A+1)) ; Y AND (R(A+1))
% AND SET CONDITION BITS
% ISOLATE M
% CHECK FOR M = 0
% (R(M)) INTO B
% AJ = (R(M))/INSTRUCTION
% *Y* INTO B
% (R(M)) INTO A2
% Y INTO B
% ISOLATE *A*
% R(A) INTO MAR2
% (R(A)) INTO I
% R(A+1)
% R(A+1) INTO MAR?
% (R(A+1)) INTO B
% (R(A)) AND (R(A+1))
% Y AND (R(A+1))
% SET THE CONDITION BITS
%
%
% PX TYPE COMPARE MASKED
% (R(A)) AND (R(A+1)) ; (Y) AND (R(A+1))
% AND SET CONDITION BITS
% Y INTO B
% (Y) INTO B
% TEMP STORAGE

```

```

122E 4809 E003 8B70 00FC
122F 480F 00C3 0000 0080
1230 38C9 2056 0800 00C0
1231 51CC 00C3 0000 0060
1232 2F3C 00C3 0000 0060
1233 4809 0C40 2000 00F0
1234 4809 0F45 0000 0060
1235 51CC 0000 0000 0060
1236 2F3C 0000 0000 0060
1237 4809 0C56 2000 00F0
1238 4809 0C40 1070 00F0
1239 4809 0C55 0F00 00F0
123A 2000 0000 0000 0060
123B 56E0 0003 0000 0040

123C 3F90 0000 0000 0060
123D 4809 0C40 0000 00F0
123E 1A70 0000 0000 00C0
123F 4809 0003 0000 00F0
1240 4824 0000 0000 00F0

1241 1A80 0000 0000 0040
1242 1A90 0000 0000 0040
1243 1AA0 0000 0000 0040
1244 1AB0 0000 0000 0040

1245 4809 2056 0000 00FC
1246 50FC 0000 0000 0080
1247 4809 0C52 0000 00F0
1248 5008 0000 0000 00F0
1249 3000 0000 0000 0040
124A 4809 0000 8B00 00FC
124B 4809 2056 0000 00F0
124C 4809 0C52 0000 00F0
124D 5008 0000 0000 00F0
124E 3000 0000 0000 0040
124F 4809 2003 0000 00F0
1250 A320 0000 0000 0080
1251 2F3C 0000 0000 0060
1252 4809 0C40 2000 00F0
1253 4809 0C41 0000 00FC
1254 A000 0000 0000 0010
1255 4809 0C40 8E00 00F0
1256 0000 0000 0000 0010
1257 4809 0C5C 1000 00F0
1258 4809 0000 0000 00F0
1259 5808 0000 0000 00F0
125A 3670 0000 0000 0040
125B 3640 0000 0000 0040

125C 2380 0000 0000 0060
125D 4809 0C41 0000 00FC

A3 R = B
4 = SAR# 15 = LIT
LIT AND B = B
PESTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = A2
BMR + 1 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
A2 AND B = A2
B = A3, BHI
A3 AND B = B
SETCC - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE35: XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP35F - 1 = AMPCR
STEP
EXEC

OP35F: OP350 - 1 = MPCR
OP351 - 1 = MPCR
OP352 - 1 = MPCR
OP353 - 1 = MPCR

OP350:
LIT AND B = B
15 = LIT# 4 = SAR
C NEG B
IF TRUE THEN STEP ELSE SKIP
FAULT - 1 = MPCR
A3 R = B
LIT AND B = B
0 NEG B
IF TRUE THEN STEP ELSE SKIP
FAULT - 1 = MPCR
LIT = MAR2
IOCW = LIT# 6 = SAR
EINPUT - 1 = CPCR
B = A2
R L = B
CORP 18 = SAR
B R = B
B = SAR
A3 OR B = A3
A2
IF LST THEN STEP ELSE SKIP
EOUT - 1 = MPCR
IN - 1 = MPCR

OP351:
% RI TYPE 2 BIASED FETCH
% (Y#) BIT 15 INTO CC# 1 = Y# PITS 15#14
% SET CC
% Y# INTO B
% Y# INTO CR2
CONTENTSRM - 1 = CPCR
B L = BR2

05938000 U
05939000 D
05940000 U
05941000 D
05942000 D
05943000 D
05944000 D
05945000 D
05946000 D
05947000 D
05948000 D
05949000 D
05950000 D
05951000 D
05952000 D
05953000 U
05954000 D
05955000 C
05956000 C
05957000 D
05958000 D
05959000 U
05960000 D
05961000 D
05962000 D
05963000 D
05964000 U
05965000 D
05966000 C
05967000 D
05968000 D
05969000 D
05970000 D
05971000 D
05972000 D
05973000 D
05974000 D
05975000 D
05976000 D
05977000 D
05978000 D
05979000 U
05980000 D
05981000 D
05982000 D
05983000 D
05984000 D
05985000 D
05986000 C
05987000 D
05988000 D
05989000 D
05990000 D
05991000 D
05992000 D
05993000 D
05994000 D
05995000 D
05996000 D
05997000 D

```

05998C00 D
 05999C00 D
 06000C00 D
 06001C00 D
 06002C00 D
 06003C00 C
 06004C00 D
 06005C00 D
 06006C00 D
 06007C00 D
 06008C00 C
 06009C00 D
 06010C00 D
 06011C00 D
 06012C00 D
 06013C00 D
 06014C00 D
 06015C00 D
 06016C00 D
 06017C00 D
 06018C00 D
 06019C00 D
 06020C00 D
 06021C00 D
 06022C00 D
 06023C00 D
 06024C00 C
 06025C00 D
 06026C00 D
 06027C00 D
 06028C00 C
 06029C00 D
 06030C00 D
 06031C00 D
 06032C00 D
 06033C00 D
 06034C00 D
 06035C00 D
 06036C00 D
 06037C00 D
 06038C00 D
 06039C00 D
 06040C00 D
 06041C00 D
 06042C00 D
 06043C00 D
 06044C00 D
 06045C00 D
 06046C00 D
 06047C00 D
 06048C00 D
 06049C00 D
 06050C00 D
 06051C00 D
 06052C00 D
 06053C00 D
 06054C00 D
 06055C00 D
 06056C00 D
 06057C00 D

(Y*) INTO B
 (Y*) INTO MS WORD OF B, A3
 R TO THE ADDR
 ELSE SKIP
 POSITIVE CASE
 SET THE CONDITION BITS
 SET BIT 14 OF (Y*)
 RESTORE Y* INTO PR2
 PUT CC BIT 9 INTO LS BIT
 SET BIT 9 TO 0, AND RESTORE A1
 SET (Y*) BITS 14,15
 PESTORE Y* INTO BR2
 TYPE RK REMOTE EXECUTE
 EXECUTE (Y) (P) + 2 = P
 ISOLATE "M"
 (RCH) INTO D
 A3 = (RCH) OR 0 / INSTRUCTION
 Y* INTO B
 (RCH) OR 0 INTO A2
 Y INTO MIR
 Y INTO PSM
 SET BIT 31 OF SRDL, REMOVE EXEC BIT
 TYPE RX BIASED FETCH, (Y) BIT 15 IN CC
 J = (Y) BIT 15
 Y INTO R
 (Y) INTO B
 Y INTO B
 IF NOT MET THEN SKIP ELSE SKIP
 P353 - 1 = MPCR

COMP 8 = SAR
 EMULIN - 1 = CPCK
 B L = B, A3
 COMP 16 = SAR
 IF NOT MET THEN STEP ELSE SKIP
 F351 - 1 = MPCR
 SET 11 - 1 = CPCK
 1 L = B
 COMP 30 = SAR
 A3 OR B R = MIR, B
 16 = SAR
 BHAR L = BR2
 COMP 8 = SAR
 EMULOUT - 1 = CPCK
 OPCODE - 1 = MPCR
 A1 C = A1, CSAR
 A1 AND B110 C = A1
 25 = SAR
 B C = B
 30 = SAR
 LIT OR B C = MIR
 3 = LIT, 18 = SAR
 BHAR L = BR2
 COMP 8 = SAR
 EMULOUT - 1 = CPCK
 OPCODE - 1 = MPCR
 LIT AND P = B
 15 = LIT
 0 EOL B
 IF TRUE THEN SKIP
 CONTENTSRM - 1 = CPCK
 P L = B
 COMP 16 = SAR
 A3 OR B = A3
 IFETCH - 1 = CPCK
 A3 R = A2
 PSM = LIT, 16 = SAR
 A2 + B = MIR
 LIT = MAR2
 EMULPUT - 1 = CPCK
 A1 OR B110 = A1
 OPCODE - 1 = MPCR
 RXMFIELD - 1 = CPCK
 B L = BR2, A3
 COMP 8 = SAR
 EMULIN - 1 = CPCK
 B L = B
 COMP 16 = SAR
 IF NOT MET THEN SKIP ELSE SKIP
 P353 - 1 = MPCR

175E 0000 0000 0000 0000
 175F 50E0 0000 0000 0060
 1760 4809 0C41 1E70 00F0
 1761 0000 0000 0000 0020
 1762 4809 0C40 0000 00F0
 1763 400E 0000 0000 00F0
 1764 1400 0000 0000 0040
 1765 216F 0000 0000 0060
 1766 4809 0000 0000 00F0
 1767 2000 0000 0000 0000
 1768 4809 0C41 1E70 00F0
 1769 0000 0000 0000 0020
 176A 4809 0C41 0000 00F0
 176B 0000 0000 0000 0030
 176C 51E0 0000 0000 0060
 176D 56E0 0000 0000 0040
 176E 4809 0000 0000 00F0
 176F 1C00 0000 0000 0030
 1770 4809 0000 0000 00F0
 1771 4809 0C41 1E70 00F0
 1772 4000 0000 0000 0030
 1773 4809 2C50 0000 00F0
 1774 2030 0000 0000 00A0
 1775 4809 0C41 0000 00F0
 1776 0000 0000 0000 0030
 1777 51E0 0000 0000 0060
 1778 56E0 0000 0000 0040

1779 4809 2C50 0000 00F0
 177A 0000 0000 0000 00E0
 177B 4809 0C52 0000 00F0
 177C 5819 0000 0000 00F0
 177D 2390 0000 0000 0060
 177E 4809 0C41 0000 00F0
 177F 0000 0000 0000 0020
 1780 4809 0C5C 1000 00F0
 1781 6330 0000 0000 0060
 1782 4809 0000 0000 00F0
 1783 0200 0000 0000 00A0
 1784 4809 0C40 0000 00F0
 1785 4809 2000 0000 00F0
 1786 2F50 0000 0000 0060
 1787 4809 0000 0000 00F0
 1788 56E0 0000 0000 0040

1789 5700 0000 0000 0060
 178A 4809 0C41 1C10 00F0
 178B 0000 0000 0000 0030
 178C 60E0 0000 0000 0060
 178D 4809 0C41 0000 00F0
 178E 0000 0000 0000 0020
 178F 4809 0C40 0000 00F0
 1790 4000 0000 0000 00F0
 1791 1400 0000 0000 0040

```

1292 2166 0000 0000 0060
1293 4809 0001 2000 0000
1294 2000 0000 0000 0000
1295 4809 0000 0000 0000
1296 0000 0000 0000 0000
1297 4809 0000 0000 0000
1298 6100 0000 0000 0000
1299 6600 0000 0000 0000
129A 4809 0001 0000 0000
129B 1000 0000 0000 0000
129C 4809 0000 0000 0000
129D 4809 0001 0000 0000
129E 4000 0000 0000 0000
129F 4809 0000 0000 0000
12A0 2000 0000 0000 0000
12A1 4809 0000 0000 0000
12A2 6100 0000 0000 0000
12A3 6600 0000 0000 0000

1244 3000 0000 0000 0040

12A5 4E50 0000 0000 0040

12A6 5E90 0000 0000 0060
12A7 4809 0000 0000 0000
12A8 6800 0000 0000 0000
12A9 1A00 0000 0000 0000
12AA 4309 0000 0000 0000
12AB 9000 0000 0000 0000
12AC 4809 0000 0000 0000
12AD 4809 0000 0000 0000
12AE 0000 0000 0000 0000
12AF 7819 0000 0000 0000
12B0 3000 0000 0000 0000
12B1 4809 0000 0000 0000
12B2 1A00 0000 0000 0000
12B3 4809 0000 0000 0000
12B4 4824 0000 0000 0000

12B5 1800 0000 0000 0040
12B6 1B10 0000 0000 0040
12B7 1B20 0000 0000 0040
12B8 1B30 0000 0000 0040
12B9 1B40 0000 0000 0040
12BA 1B50 0000 0000 0040
12BB 4E50 0000 0000 0040
12BC 4E50 0000 0000 0040
12BD 1B60 0000 0000 0040
12BE 1B70 0000 0000 0040
12BF 1B80 0000 0000 0040
12C0 1B90 0000 0000 0040

12C1 2260 0000 0000 0060

```

```

% SET THE CONDITION BITS

```

```

SET11 - 1 = CPCR
1 L = A2
COMP 30 = SAR
A2 OR B R = MIR, G
15 = SAR
A3 = BR2
EMULOUT - 1 = CPCR
OPCODE - 1 = MPCR
A1 C = A1,CSAR
25 = SAR
A1 AND B110 C = A1
B C = B
30 = SAR
LIT OR B C = MIR
3 = LIT, 18 = SAR
A3 = BR2
EMULOUT - 1 = CPCR
OPCODE - 1 = MPCR

```

```

% SET BIT 14 OF (Y)
% RESTORE Y INTO BR2
% PUT CC BIT 9 INTO LS BIT
% SET BIT 9 TO 0, AND RESTORE A1
% SET (Y) EIT 14,15
% RESTORE Y INTO BR2

```

```

% NOT ASSIGNED, GENERATES INTERRUPT
% FAULT.
% JUMP TO FAULT HANDLING ROUTINE
% NOT IMPLEMENTED

```

```

% THIS ROUTINE ANALYZES THE 40 OPCODE
% :F: FIELD RETURNED IN A2
% SPECIAL CASE 401
% ISOLATE THE :A: FIELD
% B AND A2 = :A: FIELD
% TEST FOR NOT ASSIGNED INST.

```

```

% CC INDICATES = 0F 0; JUMP FOVAL
% CC RETURNED IN B

```

```

OPCODE36:
FAULT - 1 = MPCR

```

```

OPCODE37:
NOTIMP - 1 = MPCR

```

```

OPCODE40:
XFCODE - 1 = CPCR
A2 ECL 1
IF TRUE THEN STEP ELSE SKIP
OP401 - 1 = MPCR
B R = B
4 = SAR, 15 = LIT
LIT AND B = B,A2
LIT GEO R
12 = LIT
IF TRUE THEN SKIP
FAULT - 1 = MPCR
A2 + AMPCR = AMPCR
JUMP40 - 1 = AMPCR
STEP
EXEC

```

```

JUMP40:
OP40X00 - 1 = MPCR
OP40X01 - 1 = MPCR
OP40X02 - 1 = MPCR
OP40X03 - 1 = MPCR
OP40X04 - 1 = MPCR
OP40X05 - 1 = MPCR
NOTIMP - 1 = MPCR
OP40X10 - 1 = MPCR
OP40X11 - 1 = MPCR
OP40X12 - 1 = MPCR
OP40X13 - 1 = MPCR

```

```

OP40X00:
CHECKCC - 1 = CPCR

```

```

06050000 D
06059000 D
06060000 C
06061000 D
06062000 D
06063000 D
06064000 D
06065000 D
06066000 D
06067000 D
06068000 D
06069000 D
06070000 D
06071000 D
06072000 D
06073000 D
06074000 D
06075000 D
06076000 D
06077000 D
06078000 D
06079000 D
06080000 D
06081000 D
06082000 D
06083000 D
06084000 D
06085000 D
06086000 D
06087000 C
06088000 C
06089000 D
06090000 D
06091000 D
06092000 D
06093000 D
06094000 D
06095000 D
06096000 D
06097000 D
06098000 D
06099000 D
06100000 D
06101000 D
06102000 D
06103000 D
06104000 D
06105000 D
06106000 D
06107000 D
06108000 D
06109000 D
06110000 D
06111000 L
06112000 D
06113000 D
06114000 D
06115000 D
06116000 D
06117000 D

```

```

1202 4809 0C52 0000 00F0
1203 6309 6000 0000 00F0
1204 180A 0000 0000 0040

1205 2260 0000 0000 0060
1206 4809 0C5E 0000 00F0
1207 7809 0000 0000 00F0
1208 180C 0000 0000 0040

1209 2260 0000 0000 0060
120A 4809 2C5E 0000 00F0
120B 0C20 0000 0000 00E0
120C 7309 0000 0000 00F0
120D 180C 0000 0000 0040

120E 2260 0000 0000 0060
120F 4809 2C52 0000 00F0
1210 0C30 0000 0000 00E0
1211 5309 0000 0000 00F0
1212 1800 0000 0000 0040

1213 4809 0000 0000 00F0
1214 3000 0000 0000 0030
1215 4809 0000 0000 00F0
1216 5309 0000 0000 00F0
1217 1800 0000 0000 0040

1218 4809 0000 0000 00F0
1219 8000 0000 0000 0030
121A 4809 0000 0000 00F0
121B 5309 0000 0000 00F0
121C 1800 0000 0000 0040

121D 1C00 0000 0000 0040

121E 4809 0000 0000 00F0
121F 4809 0000 0000 00F0
1220 1C10 0000 0000 0040

1221 4809 0000 0000 00F0
1222 9000 0000 0000 0030
1223 4809 0000 0000 00F0
1224 5309 0000 0000 00F0
1225 1C20 0000 0000 0040
1226 4809 0000 0000 00F0
1227 4809 0000 0000 00F0
1228 1C30 0000 0000 0040

1229 4809 0000 0000 00F0
122A 4000 0000 0000 0030
122B 4809 0000 0000 00F0

```

0 = EOL B
IF FALSE THEN SET LCI
OP40X - 1 = MPCR

% CC NOT EQUAL OR NOT 01 JUMP NOT EQUAL

0P40X01:
CHECKCC - 1 = CPCR
D GTR 0
IF FALSE THEN SET LCI
OP40X - 1 = MPCR

0P40X02:
CHECKCC - 1 = CPCR
LIT GEU B
2 = LIT
IF FALSE THEN SET LCI
OP40X - 1 = MPCR

% CC >= OR + 1 JUMP GTR OR EQUAL

0P40X03:
CHECKCC - 1 = CPCR
LIT EOL E
3 = LIT
IF FALSE THEN SET LCI
OP40X - 1 = MPCR

% CC < OR - 1 JUMP LESS

0F40X04:
A1 R = A2
27 = SAR
A2
IF NOT LST THEN SET LCI
OP40X - 1 = MPCR

% IF OVERFLOW SET, JUMP, JUMP OVERFLOW

0P40X05:
A1 R = A2
28 = SAR
A2
IF NOT LST THEN SET LCI
OP40X - 1 = MPCR

% IF CARRY, JUMP CARRY

0P40X10:
OP40X - 1 = MPCR

0P40X11:
WAIT
STEP
OP40X - 1 = MPCR

% JUMP

% JUMP AFTER STOP
% MACHINE STOPS

0P40X12:
A1 R = A2
29 = SAR
A2
IF NOT LST THEN SET LCI ELSE SKIP
OP40X - 1 = MPCR
WAIT
STEP
OP40X - 1 = MPCR

% IF KEY 1 SET, STOP, JUMP.

0P40X13:
A1 R = A2
30 = SAR
A2

```

12EC 53CB 07CD 00CD C0F0
12ED 5819 00CD 0000 C0F0
12EE 1C8C 07CD 00CD C040
12EF 4800 00CD 0000 C0F0
12F0 4809 00CD 0000 C0F0
12F1 1C5F 00CD 00CD C04C
12F2 5F90 00CD 00CD C060
12F3 4809 00CD 00CD C0F0
12F4 1C60 00CD 00CD C060
12F5 4809 00CD 00CD C0F0
12F6 1024 C0F0 00CD C0F0
12F7 1C70 00CD 00CD C040
12F8 3000 00CD 00CD C040
12F9 1C8C 00CD 00CD C040
12FA 1C90 00CD 00CD C040
12FB 2800 00CD 00CD C0F0
12FC 66E0 00CD 00CD C04C
12FD 4809 1E55 00CD C0F0
12FE 00FC 00CD 00CD C0E0
12FF 51CC 00CD 00CD C060
1300 2F30 00CD 00CD C060
1301 4809 00CD 00CD C0F0
1302 0000 00CD 00CD C020
1303 4809 00CD 00CD C0F0
1304 4809 00CD 00CD C0F0
1305 56E0 00CD 00CD C04C
1306 2800 00CD 00CD C0F0
1307 1030 00CD 00CD C040
1308 4809 1E55 00CD C0F0
1309 00FC 00CD 00CD C0E0
130A 4809 0C52 00CD C0F0
130B 6A89 00CD 00CD C0F0
130C 51CC 00CD 00CD C060
130D 2F30 00CD 00CD C060
130E 4809 00CD 1030 C0F0
130F 6330 00CD 00CD C060
1310 3819 00CD 00CD C0F0
1311 2800 00CD 00CD C0F0
1312 1030 00CD 00CD C040
1313 4809 1C40 00CD C0F0
1314 4809 00CD 00CD C0F0
1315 00CC 00CD 00CD C020
1316 4809 00CD 00CD C0F0
1317 4809 0C50 00CD C0F0
1318 56E0 00CD 00CD C040
1319 5700 00CD 00CD C060
131A 4809 00CD 00CD C0F0
131B 0000 00CD 00CD C030
131C 4809 00CD 00CD C060
131D 4809 00CD 00CD C0F0
06178000 D
06179000 D
06180000 D
06181000 D
06182000 D
06183000 D
06184000 D
06185000 C
06186000 C
06187000 D
06188000 D
06189000 D
06190000 D
06191000 C
06192000 C
06193000 D
06194000 D
06195000 D
06196000 D
06197000 D
06198000 D
06199000 D
06200000 D
06201000 D
06202000 D
06203000 D
06204000 D
06205000 D
06206000 D
06207000 D
06208000 D
06209000 D
06210000 C
06211000 D
06212000 D
06213000 C
06214000 D
06215000 D
06216000 D
06217000 D
06218000 D
06219000 D
06220000 C
06221000 D
06222000 D
06223000 D
06224000 D
06225000 D
06226000 D
06227000 D
06228000 C
06229000 D
06230000 D
06231000 D
06232000 D
06233000 C
06234000 D
06235000 D
06236000 D
06237000 D
IF NOT LST THEN SET LC1 ELSE SKIP
IF LST THEN SKIP
OP40X - 1 = MPCR
WAIT
% MACHINE STOPS
STEP
OP40X - 1 = MPCR
OP40X:
XFC00E - 1 = CPCR
A2 + AMPCR = AMPCR
OP40F - 1 = AMPCR
STEP
EXEC
OP40F:
OP400 - 1 = MPCR
FAULT - 1 = MPCR
OP402 - 1 = MPCR
OP403 - 1 = MPCR
OP400:
IF LC1 THEN STEP ELSE
OPCODE - 1 = MPCR
A3 AND LIT = B
L5 = LIT
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
A1 R = A1
L6 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR
IF LC1 THEN STEP ELSE
BUMP - 1 = MPCR
A3 AND LIT = B
L5 = LIT
O EQL B
IF TRUE THEN SET LC2
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = A3
IFETCH - 1 = CPCR
IF LC2 THEN SKIP
IF LC1 THEN STEP ELSE
RUMP - 1 = MPCR
A3 + B = B
A1 R = A1
L6 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR
OP402:
IF LC1 THEN STEP ELSE
BUMP - 1 = MPCR
A3 AND LIT = B
L5 = LIT
O EQL B
IF TRUE THEN SET LC2
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = A3
IFETCH - 1 = CPCR
IF LC2 THEN SKIP
IF LC1 THEN STEP ELSE
RUMP - 1 = MPCR
A3 + B = B
A1 R = A1
L6 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR
OP403:
EXMFIELD - 1 = CPCR
E L = BR2
COMP 8 = SAR
EQUILIN - 1 = CPCR
A1 R = A1
% THIS ROUTINE LOADS X INTO P.
% TYPE RR
% THIS ROUTINE LOADS Y INTO P.
% TYPE RK
% THIS ROUTINE LOADS Y INTO P.
% TYPE RK
% THIS ROUTINE LOADS Y INTO P.
% TYPE RX
% P = Y
% B = (Y)

```

```

131E 0000 0000 0000 0020
131F 4809 AC61 407C 00F0
1320 4809 AC5C 4070 00F0
1321 66E0 0000 0070 0040

1322 559C 0000 0070 0040

1323 5F90 0000 0000 0060
1324 4809 C649 004C C0FC
1325 1C4C 0000 C070 00C0
1326 4809 0000 C00C 00F0
1327 4024 0000 0000 C0FC

1328 1C80 0000 007C 0040
1329 1CCC 0000 C070 0040
132A 1C00 0000 007C 0040
132B 1CEC 0000 000C 0040

132C 2280 0000 0070 0060
132D 4809 0C52 C070 00F0
132E 50FE 0000 0000 00F0
132F 56CC 0000 0070 0040
1330 4809 0C40 207C 00F0
1331 4809 C0DE 0C3C 00F0
1332 2F50 0000 0000 0060
1333 2380 0000 C00C 0060
1334 4809 AC00 007C 00F0
1335 0000 0000 000C 0020
1336 4809 AC71 4000 00F0
1337 4809 AC5C 407C 00F0
1338 56EC 0000 0000 0040

1339 226C 0000 007C 0060
133A 4809 C052 007C 00FC
133B 680B 0000 0070 00F0
133C 56EC 0000 0000 0040
133D 5590 0000 0070 0040

133E 228C 0000 0000 0060
133F 4809 0C52 0000 00FC
1340 680B 0000 007C 00FC
1341 56EC 0000 007C 0040
1342 4809 0C40 207C 00FC

```

```

15 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

```

```

R11 - 1 = MPCR

R11 - 1 = MPCR

OPCODE41: XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP41F - 1 = AMPCR
STEP
EXEC

```

```

OP410 - 1 = MPCR
OP411 - 1 = MPCR
OP412 - 1 = MPCR
OP413 - 1 = MPCR

```

```

OP410:
CONTENTSRA - 1 = CPCR
B EOL 0
IF TRUE THEN STEP ELSE SKIP
OPCODE - 1 = MPCR
B = A2
A2 - 1 = M1R
EOUTPUT - 1 = CPCR
CONTENTSRA - 1 = CPCR
A1 R = A1
16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

```

```

OP411:
CHECKCC - 1 = CPCR
P EOL 0
IF TRUE THEN STEP ELSE SKIP
OPCODE - 1 = MPCR
R11 - 1 = MPCR

```

```

OP412:
CONTENTSRA - 1 = CPCR
B EOL 0
IF TRUE THEN STEP ELSE SKIP
OPCODE - 1 = MPCR
B = A2

```

```

06238100 D
06239100 D
06240100 C
06241100 D
06242100 D
06243100 D
06244100 D
06245100 D
06246100 D
06247100 D
06248100 C
06249100 D
06250100 D
06251100 D
06252100 C
06253100 D
06254100 C
06255100 C
06256100 D
06257100 L
06258100 D
06259100 F
06260100 C
06261100 D
06262100 D
06263100 D
06264100 C
06265100 D
06266100 C
06267100 D
06268100 D
06269100 D
06270100 D
06271100 D
06272100 D
06273100 D
06274100 D
06275100 D
06276100 D
06277100 D
06278100 D
06279100 D
06280100 L
06281100 C
06282100 C
06283100 D
06284100 D
06285100 D
06286100 D
06287100 C
06288100 C
06289100 D
06290100 C
06291100 D
06292100 D
06293100 D
06294100 C
06295100 D
06296100 D
06297100 D

```

```

% (V) INTO PAR

```

```

% LJ LOCAL JUMP
% (P) + XD -> F
% TYPE RI (1)
% (P) + XD -> P

```

```

% INDEX JUMP
% "F" CODE RETURNED IN A2

```

```

% PR TYPE INDEX JUMP
% IF (R(A)) NE 0, (R(A)) - 1 INTO R(A)
% AND (R(C)) IN P
% RETURN (R(A)) IN B

```

```

% DECREMENT (R(A))
% WRITE NEW (R(A)) VALUE IN R(A)
% B CONTAINS (R(C))
% CLEAR THE OLD PAR

```

```

% CREATE NEW PAR

```

```

% RI TYPE 1, LOCAL JUMP INDIRECT
% IF (CC) NE 0, ((P) + D) INTO P
% PUT (CC) INTO LS 2 BITS (P B)

```

```

% PK TYPE INDEX JUMP
% IF ((A)) NE 0, (R(A)) - 1 INTO R(A)
% Y INTO P

```

```

% PUT (R(A)) IN B

```

06298000 D
 06299000 D
 06300000 D
 06301000 D
 06302000 D
 06303000 D
 06304000 D
 06305000 D
 06306000 D
 06307000 D
 06308000 D
 06309000 D
 06310000 D
 06311000 D
 06312000 D
 06313000 D
 06314000 D
 06315000 D
 06316000 D
 06317000 D
 06318000 D
 06319000 D
 06320000 D
 06321000 D
 06322000 D
 06323000 D
 06324000 D
 06325000 D
 06326000 D
 06327000 D
 06328000 D
 06329000 D
 06330000 D
 06331000 D
 06332000 D
 06333000 D
 06334000 D
 06335000 D
 06336000 D
 06337000 D
 06338000 D
 06339000 D
 06340000 D
 06341000 D
 06342000 D
 06343000 D
 06344000 D
 06345000 D
 06346000 D
 06347000 D
 06348000 D
 06349000 D
 06350000 D
 06351000 D
 06352000 D
 06353000 D
 06354000 D
 06355000 D
 06356000 D
 06357000 D

% DECREMENT (R(A))
 % ADDRESS OF R(A) INTO MAR2
 % (R(A)) - 1 INTO R(A)
 % "H" FIELD IN A3
 % RETURN (R(H)) IN B
 % STORE (RAM) OR C IN A3
 % PUT Y IN B
 % Y INTO B
 % RX TYPE INDEX JUMP
 % IF (R(A)) NE 0, (R(A)) - 1 = (R(A))
 % (Y) INTO P
 % SHIFT A3 TO OBTAIN "A"
 % ISOLATE "A"
 % R(A) INTO MAR2
 % (R(A)) INTO B
 % ADDRESS OF Y IN BR2
 % (Y) INTO B
 % CLEAR OLD PAR
 % CREATE NEW PAR
 % RR TYPE JUMP, LINK REGISTERS
 % "F" INTO A2
 % JUMP, LINK REGISTER

A2 - 1 = MIR
 A3 R = MAR2
 16 = SAR
 EOUTPUT - 1 = CPCR
 A3 AND LIT = A3
 13 = LIT
 A3 EOL C
 IF TRUE THEN 0 = B1 SKIP
 CONTENTSRM - 1 = CPCR
 0 = A3
 IFETCH - 1 = CPCR
 A3 + B = B
 A1 R = A1
 COMP 16 = SAR
 A1 L = A1
 A1 OR B = A1
 OPCODE - 1 = MPCR
 A3 R = B
 4 = SAR; 15 = LIT
 LIT AND B = B
 REGSTACK - 1 = CPCR
 EINPUT - 1 = CPCR
 B EOL C
 IF TRUE THEN STEP ELSE SKIP
 BUMP - 1 = MPCR
 B = A2
 A2 - 1 = MIR
 EOUTPUT - 1 = CPCR
 A3 = B
 RHFIELD - 1 = CPCR
 R L = BR2
 COMP B = SAR
 F4OLIN - 1 = CPCR
 A1 R = A1
 COMP 16 = SAR
 A1 L = A1
 A1 OR B = A1
 OPCODE - 1 = MPCR
 XFCODE - 1 = CPCR
 A2 + AMPCR = AMPCR
 OP42F - 1 = AMPCR
 STEP
 EXEC
 OP42F: OP420 - 1 = MPCR
 FAULT - 1 = MPCR
 OP422 - 1 = MPCR
 OP423 - 1 = MPCR
 OP420:

1343 4809 0000 0030 00F0
 1344 4809 0000 001C 00F0
 1345 0000 0000 0030 00F0
 1346 2F50 0000 0000 0060
 1347 4809 0155 0000 00F0
 1348 0000 0000 0000 00E0
 1349 4809 0012 0070 00F0
 134A 5C19 0000 0000 00F0
 134B 2380 0000 0000 0060
 134C 4809 0040 0000 00F0
 134D 5330 0000 0000 0060
 134E 4809 0040 0000 00F0
 134F 4809 0000 0000 00F0
 1350 0000 0000 0030 0020
 1351 4809 0001 4030 00F0
 1352 4809 0050 4000 00F0
 1353 56E0 0000 0000 0040
 1354 4809 0000 0070 00F0
 1355 00F0 0000 0000 0080
 1356 4809 2055 0020 00F0
 1357 5100 0000 0030 0060
 1358 2F30 0000 0090 0060
 1359 4809 0052 0070 00F0
 135A 5800 0000 0070 00F0
 135B 0030 0000 0000 0040
 135C 4809 0040 2000 00F0
 135D 4809 0000 0030 00F0
 135E 2F50 0000 0000 0060
 135F 4809 0000 0030 00F0
 1360 5700 0000 0030 0060
 1361 4809 0041 0010 00F0
 1362 0000 0000 0070 0030
 1363 5000 0000 0000 0060
 1364 4809 0000 0000 00F0
 1365 0000 0000 0030 0020
 1366 4809 0001 4030 00F0
 1367 4809 0050 4000 00F0
 1368 56E0 0000 0070 0040
 1369 5E90 0000 0030 0060
 136A 4809 0040 0040 00F0
 136B 1000 0000 0000 00C0
 136C 4809 0000 0030 00F0
 136D 4824 0000 0000 00F0
 136E 1000 0000 0000 0040
 136F 3000 0000 0070 0040
 1370 1010 0000 0000 0040
 1371 1020 0000 0070 0040

```

06359400 C
06361000 U
06362000 D
06363000 D
06364000 C
06365000 D
06366000 D
06367000 D
06368000 D
06369000 C
06370000 U
06371000 C
06372000 D
06373000 D
06374000 L
06375000 D
06376000 D
06377000 D
06378000 C
06379000 D
06380000 D
06381000 D
06382000 D
06383000 D
06384000 D
06385000 D
06386000 C
06387000 D
06388000 D
06389000 D
06390000 D
06391000 D
06392000 D
06393000 C
06394000 D
06395000 D
06396000 D
06397000 D
06398000 D
06399000 C
06400000 C
06401000 D
06402000 D
06403000 C
06404000 D
06405000 D
06406000 D
06407000 D
06408000 D
06409000 D
06410000 D
06411000 D
06412000 C
06413000 C
06414000 D
06415000 D
06416000 D
06417000 D

```

```

% (P) + 1 INTO R(A); (R(M)) INTO P
% B CONTAINS "A"
% ADDRESS OF R(A) IN MAR?
% (P) INTO HS WORD OF A2
% (P) INTO LS WORD OF A2
% (P) + 1 INTO MIR
% (P) + 1 INTO R(A)
% (R(M)) INTO B
% CLEAR PAR FIELD
% PREPARE FOR NEW PAR
% CREATE NEW PAR
%
% RK TYPE JUMP, LINK REGISTERS
% (P) + 2 INTO R(A); Y INTO P
% B CONTAINS "A"
% MAR? CONTAINS ADDRESS OF R(A)
% SAVE OLD PAR
% PAR INTO LS WORD OF A2
% MIR CONTAINS (P) + 2
% PUT (P) + 2 INTO R(A)
% "H" INTO A3
%
% (Y) INTO B
% (Y) INTO B
% CLEAR THE PAR
% PREPARE FOR THE NEW PAR
% CREATE THE NEW PAR
%
%
% RX TYPE JUMP, LINK REGISTERS
% (P) + 2 INTO R(A); (Y) INTO P
% R CONTAINS "A"
% ADDRESS OF R(A) IN MAR?
% (P) INTO HS WORD OF A2
% (P) INTO LS WORD OF A2
% (P) + 2 INTO MIR
% (P) + 2 INTO R(A)
% SET UP D FOR RANFIELD
% Y INTO B
% Y INTO DR2
% (Y) INTO D

```

```

B R = B
4 = SAR; 15 = LIT
LIT AND B = F
REGSTACK - 1 = CPCR
A1 L = A2
16 = SAR
A2 R = A2
A2 + 1 = MIR
EOUTPUT - 1 = CPCR
CONTENTSRM - 1 = CPCR
A1 R = A1
COMP 16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

```

OP423:

```

R R = B
4 = SAR; 15 = LIT
LIT AND B = F
REGSTACK - 1 = CPCR
A1 L = A2
COMP 16 = SAR; 2 = LIT
A2 R = A2
A2 + LIT = MIR
EOUTPUT - 1 = CPCR
A3 AND LIT = A3
15 = LIT
A3 EOL C
IF TRUE THEN 0 = BJ SKIP % (CHECK IF "H" = 0
CONTENTSRM - 1 = CPCR % (R(M)) INTO B
B = A3
IFETCH - 1 = CPCR
A3 + B = B
A1 R = A1
COMP 16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

```

OP423:

```

B R = B
4 = SAR; 15 = LIT
LIT AND B = F
REGSTACK - 1 = CPCR
A1 L = A2
16 = SAR; 2 = LIT
A2 R = A2
A2 + LIT = MIR
EOUTPUT - 1 = CPCR
A3 = B
RANFIELD - 1 = CPCR
P L = BR2
COMP 8 = SAR
EYULIN - 1 = CPCR

```

```

1372 4809 0C40 8B0C 00F0
1373 90FC 00C0 000C 008C
1374 4809 2C56 0B00 C0FC
1375 51CC 00C0 0000 006C
1376 4809 A001 2000 00FC
1377 0000 0000 0000 0020
1378 4809 C000 A000 C0FC
1379 4809 C0C0 0030 C0FC
137A 2F5C 00C0 0070 C060
137B 2380 C0C0 C000 006C
137C 4809 AF00 C030 C0FC
137D 0000 C000 0000 C020
137E 4809 A0C1 4000 G0FC
137F 4809 AC5C 4070 C0FC
1380 56EC 00C0 0000 C040

```

```

1381 4809 0C40 8B0C 00FC
1382 80FC 00C0 000C 008C
1383 4809 2C56 0B00 C0FC
1384 51CC 00C0 0000 006C
1385 4809 A001 2000 00FC
1386 0020 0000 0000 00A0
1387 4809 C0C0 AC00 00FC
1388 4809 C140 0630 00FC
1389 2F5C 00C0 0070 006C
138A 4809 E156 1000 00FC
138B 00FC 00C0 0030 C060
138C 4809 E012 0670 G0FC
138D 5019 0000 0070 00FC
138E 2380 0000 0070 006C
138F 4809 0C40 1000 00FC
1390 533C 0000 0000 0060
1391 4809 EC40 CB7C 00FC
1392 4809 A0C0 C000 C0FC
1393 0000 00C0 0000 C020
1394 4809 AC01 4000 00FC
1395 4809 AC5C 4070 C0FC
1396 56EC 00C0 0000 C040

```

```

1397 4809 0C40 8B0C 00FC
1398 80FC 00C0 000C 008C
1399 4809 2C56 0B00 C0FC
139A 51CC 00C0 0000 006C
139B 4809 A001 2000 00FC
139C 0020 0000 0000 00A0
139D 4809 C0C0 A000 C0FC
139E 4809 C140 0630 C0FC
139F 2F5C 00C0 0070 C060
13A0 4809 EC00 0000 C0FC
13A1 570C 0000 0000 0060
13A2 4809 0C41 0010 00FC
13A3 0000 C0C0 0000 C030
13A4 50EC 00C0 0000 C060

```

```

13A5 4809 A000 C000 C0F0
13A6 0000 C000 0000 C020
13A7 4809 A0C1 4000 C0F0
13A8 4809 AC5C 4000 C0F0
13A9 56EE 0000 C000 C040

13AA 5F90 5000 0000 0060
13AB 4809 C6B0 0000 C0F0
13AC 1030 0000 0000 0000
13AD 4809 0000 0000 C0F0
13AE 4824 0000 0000 00F0

13AF 3000 0000 0000 0040
13B0 1040 0000 0000 C040
13B1 1050 0000 0000 C040
13B2 1060 0000 0000 C040

13B3 2260 0000 0000 C060
13B4 4809 0052 0000 C0F0
13B5 6819 0000 0000 C0F0
13B6 56E0 0000 0000 C040
13B7 2809 A0C1 2000 00F0
13B8 0000 0000 0000 C020
13B9 4809 C000 0000 00F0
13BA 4809 C000 0000 00F0
13BB 4809 C001 2000 C0F0
13BC 4809 E000 0000 C0F0
13BD 4809 C041 0000 40F0
13BE 0000 0000 0000 C010
13BF 4809 0000 0000 C0F0
13C0 4FC9 C05E 0000 C0F0
13C1 4809 0040 8000 C0F0
13C2 4809 2057 2000 C0F0
13C3 07FC 0000 0000 00A0
13C4 4809 0000 0000 00F0
13C5 0000 0000 0000 0010
13C6 2019 C05E 9010 C0F0
13C7 4809 C043 9010 C0F0
13C8 61E0 0000 0000 0060
13C9 4809 E000 8000 C0F0
13CA 0000 0000 0000 C010
13CB 4809 0045 0000 00F0
13CC 4809 A000 C000 00F0
13CD 0000 0000 0000 0020
13CE 4809 A0C1 4000 00F0
13CF 4809 AC5C 4000 00F0
13D0 66EE 0000 0000 0040

13D1 4809 2055 0000 00F0
13D2 00FC 0000 0000 00E0
13D3 4809 0052 0000 C0F0

```

```

A1 R = A1
COMP 16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

```

```

OPCODE43:
XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP43F - 1 = AMPCR
STEP
EXEC

```

```

OP43F:
FAULT - 1 = MPCR
OP431 - 1 = MPCR
OP432 - 1 = MPCR
OP433 - 1 = MPCR

```

```

OP431:
CHECKCC - 1 = CPCR
O EOL B
IF TRUE THEN SKIP
OPCODE - 1 = MPCR
A1 L = A2; IF LCI
COMP 16 = SAR
A2 R = A2
A2 + 1 = MIR
A2 L = A2
A3 = B
B L = P*CSAR
COMP 24 = SAR
B

```

```

IF NST THEN - B = E; SET LCI % IF "0" NEGATIVE SET LCI
B R = B
LIT AND B L = B
127 = LIT; COMP 16 = SAR
STEP
B = SAR
IF LCI THEN A2 - B R = BR2;A3; SKIP % (P) - D
A2 + B R = BR2;A3
% (P) + D
% (P) + 1 INTO (P) + D
A3 R = B
B = SAR
R + 1 = B
A1 R = A1
COMP 16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

LIT AND B = B
15 = LIT
B EOL B

```

```

OP432:

```

```

% CLEAR THE OLD PAR
% PREPARE TO RECEIVE NEW PAR
% CREATE NEW PAR

```

```

% JUMP, LINK MEMORY
% "F" RETURNED IN A2

```

```

% RI TYPE 1, LOCAL JUMP, LINK MEMORY
% ONLY EXECUTE IF CC = 0
% CHECK THE CC CODE
% CHECK IF CC = 0

```

```

% PAR INTO A2 (MS WORD)
% (P) + 1 INTO MIR
% PAR INTO UHW
% RESTORE INSTRUCTION INTO P
% "0" SIGN BIT IN MS BIT OF R

```

```

% SET LCI % IF "0" NEGATIVE SET LCI
% "0" MAGNITUDE IN LSB OF B
% "0" MAGNITUDE IN B

```

```

% (P) + D + 1 INTO B
% CLEAR OLD PAR

```

```

% CREATE NEW PAR

```

```

% RK TYPE JUMP, LINK MEMORY
% (P) + 2 INTO Y; Y + 1 INTO P
% ISOLATE "H" FIELD
% IS "H" = 0 1

```

```

06418C00 D
06419C00 D
06420C00 D
06421C00 D
06422C00 D
06423C00 D
06424C00 D
06425C00 D
06426C00 F
06427C00 D
06428C00 D
06429C00 D
06430C00 D
06431C00 D
06432C00 D
06433C00 D
06434C00 D
06435C00 D
06436C00 D
06437C00 D
06438C00 D
06439C00 D
06440C00 D
06441C00 D
06442C00 D
06443C00 D
06444C00 D
06445C00 D
06446C00 D
06447C00 D
06448C00 D
06449C00 D
06450C00 D
06451C00 D
06452C00 D
06453C00 D
06454C00 D
06455C00 D
06456C00 D
06457C00 D
06458C00 D
06459C00 D
06460C00 D
06461C00 D
06462C00 D
06463C00 D
06464C00 D
06465C00 D
06466C00 D
06467C00 D
06468C00 D
06469C00 D
06470C00 D
06471C00 D
06472C00 D
06473C00 D
06474C00 D
06475C00 D
06476C00 D
06477C00 D

```

1304	5819	0000	0000	00FC	IF TRUE THEN SKIP
1305	2380	00C0	0070	0060	CONTENTSRM - 1 = CPCR
1306	4809	0C40	107C	00FC	B = A3
1307	5330	0000	0030	0060	IFETCH - 1 = CPCR
1308	4809	EC41	1010	00FC	A3 + B L = BR2, A3
1309	0000	0000	0000	0030	COMP B = SAR
130A	4809	AP01	2030	00FC	A1 L = A2
130B	0020	0000	0030	00A0	COMP 16 = SAR + 2 = LIT
130C	4809	0000	AD00	00F0	A2 R = A2
130D	4809	0140	0030	00FC	A2 + LIT = MIR
130E	5100	0000	0000	0060	EMULOUT - 1 = CPCR
130F	4809	EP00	9030	00F0	A3 R = A3
1310	0000	0000	0000	0010	B = SAR
1311	4809	ED00	0830	00FC	A3 + 1 = B
1312	4809	AD00	0000	00FC	A1 R = A1
1313	0000	0000	0000	0020	16 = SAR
1314	4809	AD01	4030	00F0	A1 L = A1
1315	4809	AC5C	4030	00FC	A1 OR B = A1
1316	56E0	0000	0000	0040	OPCODE - 1 = MPCR
1317	570C	0000	0070	0060	RXHFIELD - 1 = CPCR
1318	4809	0C41	1010	00FC	B L = BR2, A3
1319	0000	0000	0030	0030	COMP B = SAR
131A	4809	AD01	2030	00FC	A1 L = A2
131B	0020	0000	0030	00A0	COMP 16 = SAR + 2 = LIT
131C	4809	ED00	AD00	00FC	A2 R = A2
131D	4809	0140	0030	00FC	A2 + LIT = MIR
131E	5100	0000	0000	0060	EMULOUT - 1 = CPCR
131F	4809	ED00	9030	00FC	A3 R = A3
1320	0000	0000	0000	0010	B = SAR
1321	4809	ED00	0830	00FC	A3 + 1 = B
1322	4809	AD00	0000	00FC	A1 R = A1
1323	0000	0000	0000	0020	16 = SAR
1324	4809	AD01	4030	00FC	A1 L = A1
1325	4809	AC5C	4030	00FC	A1 OR B = A1
1326	56E0	0000	0000	0040	OPCODE - 1 = MPCR
1327	5F9C	0000	0030	0060	XFCODE - 1 = CPCR
1328	4809	C640	0040	00FC	A2 + AMPCR = AMPCR
1329	107C	0000	0000	0000	OP44F - 1 = AMPCR
132A	4809	0000	0030	00FC	STEP
132B	4824	0000	0000	00F0	EXEC
132C	1080	0000	0070	0040	OP440 - 1 = MPCR
132D	1090	0000	0000	0040	OP441 - 1 = MPCR
132E	10A0	0000	0000	0040	OP442 - 1 = MPCR
132F	10B0	0000	0000	0040	OP443 - 1 = MPCR
1400	2280	0000	0000	0060	CONTENTISEA - 1 = CPCR
1401	4809	CC52	AP00	00FC	B EOL P

OP433:

OPCODE44:

OP44F:

OP440:

```

06538000 D
06539000 D
06540000 D
06541000 D
06542000 D
06543000 D
06544000 D
06545000 D
06546000 D
06547000 D
06548000 D
06549000 D
06550000 D
06551000 D
06552000 D
06553000 D
06554000 D
06555000 D
06556000 D
06557000 D
06558000 D
06559000 D
06560000 D
06561000 D
06562000 D
06563000 D
06564000 D
06565000 D
06566000 D
06567000 D
06568000 D
06569000 D
06570000 D
06571000 D
06572000 D
06573000 D
06574000 D
06575000 D
06576000 D
06577000 D
06578000 D
06579000 D
06580000 D
06581000 D
06582000 D
06583000 D
06584000 D
06585000 D
06586000 D
06587000 D
06588000 D
06589000 D
06590000 D
06591000 D
06592000 D
06593000 D
06594000 D
06595000 D
06596000 D
06597000 D

```

```

IF TRUE THEN SKIP
OPCODE - 1 = MPCR
CONTENTSRM - 1 = CPCR
A1 R = A1
COMP 16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

CHECKCC - 1 = CPCR
R EOL 0
IF TRUE THEN SKIP
OPCODE - 1 = MPCR
R11 - 1 = MPCR

CONTENTSRA - 1 = CPCR
R EOL 0
IF TRUE THEN SKIP
EUMP - 1 = MFCR
A3 AND LIT = A3
15 = LIT
A3 EOL 0
IF TRUE THEN 0 = B; SKIP
CONTENTSRM - 1 = CPCR
B = A3
IFETCH - 1 = CPCR
A3 + B = B
A1 R = A1
COMP 16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

CONTENTSRA - 1 = CPCR
IF TRUE THEN SKIP
EUMP - 1 = MFCR
A3 = B
RNFIELD - 1 = CPCR
R L = BR2
COMP 8 = SAR
FMULJN - 1 = CPCR
A1 R = A1
COMP 16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

OPCODE45: XFCODE - 1 = CPCR
% RETURNS (R(K)) IN B
% CLEAR OLD PAR
% CREATE NEW PAR
% RI TYPE 1 LOCAL JUMP EQUAL
% IF (CC) = 0, (P) + 0 INTO P
% RETURNS CC BITS IN B
% (P) + D = P
% RK TYPE JUMP ZERO
% IF (R(A)) 0, Y INTO P
% GET (R(A)) INB
% ADVANCE THE PAR BY 1 AND CALL OPCODE
% "M" FIELD IN A3
% Y INTO B
% PAR VALUE IN LS WORD OF E
% CLEAR OLD PAR
% CREATE NEW PAR
% RX TYPE JUMP ZERO
% IF (R(A)) = 0, (Y) INTO P
% (R(A)) INTO B
% ADVANCE THE PAR BY 1 AND CALL OPCODE
% ANALYZE THEN "M" FIELD
% PUT Y INTO BR2
% (Y) INTO B
% CLEAR OLD PAR
% CREATE NEW PAR
% JUMP NOT ZERO
% RETURN "f" FIELD IN LSD OF A2

```

```

0P441:
2250 0000 0070 0060
4809 0052 0070 0060
6819 0052 0070 0060
66EC 00C0 0000 0040
5590 00C0 0000 0040

0P442:
2280 0000 0000 0060
4809 0052 0070 0060
5819 00C0 0070 0060
1030 0000 0000 0040
4809 1156 1070 0060
0050 0000 0070 0060
8F09 ED12 0000 0060
5C19 00C0 0000 0060
2380 00C0 0000 0060
4809 0040 1000 0060
5330 0000 0070 0060
4809 EC40 0870 0060
8009 A000 0000 0060
0000 0000 0070 0060
4809 A001 4070 0060
4809 AC5C 4070 0060
56EC 00C0 0070 0060

0P443:
2260 0000 0000 0060
4809 0052 0070 0060
5819 0000 0000 0060
1030 0000 0000 0040
4809 EC00 0870 0060
5700 0000 0000 0060
4809 CC41 0C10 0060
0000 0000 0070 0060
66EC 00C0 0000 0060
4809 A000 0000 0060
0000 0000 0000 0060
4809 AC01 4000 0060
4809 AC5C 4070 0060
56E0 0000 0070 0060

142E 5F90 0000 0000 0060

```

```

06598000 D
06559100 D
06600000 D
06601000 D
06602000 D
06603000 D
06604000 D
06605000 D
06606000 D
06607000 D
06608000 D
06609000 D
06610000 D
06611000 D
06612000 D
06613000 D
06614000 D
06615000 D
06616000 C
06617000 D
06618000 D
06619000 D
06620000 D
06621000 D
06622000 D
06623000 D
06624000 D
06625000 D
06626000 D
06627000 D
06628000 C
06629000 D
06630000 C
06631000 D
06632000 D
06633000 D
06634000 D
06635000 D
06636000 C
06637000 D
06638000 D
06639000 D
06640000 D
06641000 C
06642000 D
06643000 D
06644000 D
06645000 D
06646000 D
06647000 D
06648000 D
06649000 D
06650000 D
06651000 D
06652000 D
06653000 D
06654000 D
06655000 C
06656000 D
06657000 D

```

```

A2 + AMPCR = AMPCR
OP45F - 1 = AMPCR
STEP
EXEC

```

```

OP45C - 1 = MPCR
OP451 - 1 = MPCR
OP452 - 1 = MPCR
OP453 - 1 = MPCR

```

```

OP450:
% RR TYPE JUMP NOT ZERO
% IF (RCA) NE 0, (R(H)) INTO P
% (R(A)) INTO B

```

```

CONTENTSRA - 1 = CPCR
R EOL 0
IF TRUE THEN STEP ELSE SKIP
OPCODE - 1 = MPCR
CONTENTSRA - 1 = CPCR
% RETURN (R(H)) IN B
AI R = AI
COMP 16 = SAR
AI L = AI
AI OR B = AI
OPCODE - 1 = MPCR

```

```

OP451:
CHECKCC - 1 = CPCR
R EOL 0
IF TRUE THEN STEP ELSE SKIP
OPCODE - 1 = MPCR
PII - 1 = MPCR
% (P) + D = P
% RI TYPE JUMP NOT EQUAL
% IF (CC) NE, (P) + D INTO P
% PUT CC BITS IN B

```

```

OP452:
CONTENTSRA - 1 = CPCR
B EOL 0
IF TRUE THEN STEP ELSE SKIP
RUMP - 1 = MPCR
A3 AND LIT = A3
15 = LIT
A3 EOL 0
IF TRUE THEN 0 = B? SKIP
CONTENTSRA - 1 = CPCR
P = A3
IFETCH - 1 = CPCR
A3 + B = B
AI R = AI
COMP 16 = SAR
AI L = AI
AI OR B = AI
OPCODE - 1 = MPCR

```

```

CONTENTSRA - 1 = CPCR
B EOL 0
IF TRUE THEN STEP ELSE SKIP
RUMP - 1 = MPCR
A3 AND LIT = A3
15 = LIT
A3 EOL 0
IF TRUE THEN 0 = B? SKIP
CONTENTSRA - 1 = CPCR
P = A3
IFETCH - 1 = CPCR
A3 + B = B
AI R = AI
COMP 16 = SAR
AI L = AI
AI OR B = AI
OPCODE - 1 = MPCR

```

```

OP453:
P R = E
H = SAR; 15 = LIT

```

```

142F 4809 C640 0040 00F0
1430 1000 0000 0000 0000
1431 4809 0000 0000 00F0
1432 4824 0000 0000 00F0

```

```

1433 1000 0000 0000 0040
1434 1000 0000 0000 0040
1435 1000 0000 0000 0040
1436 1000 0000 0000 0040

```

```

1437 2280 0000 0000 0060
1438 4809 0052 0000 00F0
1439 580E 0000 0000 00F0
143A 56E0 0000 0000 0040
143B 228F 0000 0000 0060
143C 4809 0000 0000 00F0
143D 0000 0000 0000 0020
143E 4809 0000 0000 00F0
143F 4809 AC5C 4000 00FC
1440 56E0 0000 0000 0040

```

```

1441 226C 0000 0000 0060
1442 4809 0052 0000 00F0
1443 680E 0000 0000 00F0
1444 56E0 0000 0000 0040
1445 559F 0000 0000 0040

```

```

1446 2280 0000 0000 0060
1447 4809 0052 0000 00F0
1448 680E 0000 0000 00F0
1449 1030 0000 0000 0040
144A 4809 E155 1000 00F0
144B 00FC 0000 0000 00E0
144C 4809 EC12 0000 00FC
144D 6C19 0000 0000 00FC
144E 238C 0000 0000 0060
144F 4809 6C40 1000 00FC
1450 533C 0000 0000 0060
1451 4809 EC40 0000 00FC
1452 4809 A000 0000 00FC
1453 0000 0000 0000 0020
1454 4809 A000 4000 00FC
1455 4809 AC5C 4000 00FC
1456 56E0 0000 0000 0040

```

```

1457 4809 CC40 8E00 00F0
1458 80FC 0000 0000 0060

```

```

1459 4809 2C56 0R00 C0F0
145A 51CC 0CC0 0000 C060
145B 2F30 0CC0 0000 C060
145C 4809 0C52 0000 C0F0
145D 5808 0000 0000 C0FC
145E 103C 0000 0000 C04C
145F 5700 00C2 0000 C060
1460 4809 0C41 0010 00FC
1461 0000 0000 0000 C03C
1462 500C 0000 0000 C060
1463 4809 ADC0 C000 C0F0
1464 0000 0000 0000 C020
1465 4809 A0C1 4000 C0F0
1466 4809 AC5C 4000 C0F0
1467 56E0 0CC0 0000 C040

1468 5F9C 0000 0000 C060
1469 4809 C640 0000 C0FC
146A 1E1C 0000 0000 C0C0
146B 4809 0000 0000 C0FC
146C 4824 0000 0000 C0F0

146D 1E20 0000 0000 C040
146E 1E3C 0000 0000 C040
146F 1E40 0000 0000 C040
1470 1E50 0000 0000 C040

1471 228E 0000 0000 C060
1472 4809 CC41 0000 C0F0
1473 300C 0000 0000 C020
1474 4809 0C40 0000 C0F0
1475 480C 0000 0000 C0F0
1476 66E0 0000 0000 C040
1477 2380 0000 0000 C060
1478 4809 A0C0 C000 C0FC
1479 3000 0000 0000 C020
147A 4809 A0C1 4000 C0F0
147B 4809 AC5C 4000 C0F0
147C 66E0 0000 0000 C040

147D 226C 0000 0000 C060
147E 4809 2C52 0000 C0F0
147F 0030 0000 0000 C0FC
1480 680C 0000 0000 C0FC
1481 66E0 0000 0000 C040
1482 559C 0000 0000 C040

1483 2280 0000 0000 C060
1484 4809 CC41 0000 C0F0

```

```

LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B EOL 0
IF TRUE THEN STEP ELSE SKIP
RUMP - 1 = HPCR
RXMFIELD - 1 = CPCR
B L = BR2
COMP B = SAR
EOLIN - 1 = CPCR
A1 R = A1
COMP 16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

XFCODE -- 1 = CPCR
A2 + AMPCR = AMPCR
OP46F - 1 = AMPCR
STEP
EXEC

OP46F: 0P460 - 1 = HPCR
0P461 - 1 = HPCR
0P462 - 1 = HPCR
0P463 - 1 = HPCR

OP460:
CONTENTSRA - 1 = CPCR
B L = B
COMP 16 = SAR
IF MST THEN STEP ELSE SKIP
OPCODE - 1 = HPCR
CONTENTSRA - 1 = CPCR
A1 R = A1
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

OP461:
CHECKCC - 1 = CPCR
LIT EOL 0
3 = LIT
IF TRUE THEN STEP ELSE SKIP
OPCODE - 1 = HPCR
R11 - 1 = HPCR

OP462:
CONTENTSRA - 1 = CPCR
R L = B

```

```

06658C00 D
06659C00 D
06660C00 C
06661C00 D
06662C0C D
06663C00 D
06664C00 D
06665C00 D
06666C00 D
06667C00 D
06668C00 D
06669C00 D
06670C00 D
06671C00 D
06672C00 D
06673C00 D
06674C00 D
06675C00 D
06676C00 C
06677C00 D
06678C00 D
06679C00 D
06680C00 D
06681C00 D
06682C00 D
06683C00 C
06684C00 D
06685C00 D
06686C00 D
06687C00 D
06688C00 D
06689C00 D
06690C00 D
06691C00 C
06692C00 C
06693C00 C
06694C00 D
06695C00 D
06696C00 D
06697C00 D
06698C00 D
06699C00 D
06700C00 D
06701C00 D
06702C00 D
06703C00 C
06704C00 D
06705C00 D
06706C00 D
06707C00 C
06708C00 D
06709C00 D
06710C00 D
06711C00 D
06712C00 D
06713C00 C
06714C00 D
06715C00 C
06716C00 D
06717C00 C

```

```

1435 30C0 0000 0000 0020
1436 4865 0C40 0C00 00F0
1437 480B 0C00 0C00 00FC
1438 103C 0000 0C00 0040
1439 4809 0E55 1C00 00FC
143A 00FC 0000 0C00 00E0
143B 4809 0012 0C00 00F0
143C 238C 0000 0C00 006C
143D 4809 0C43 1000 00F0
143E 533C 0000 0C00 006C
143F 4869 0C40 0C00 00F0
1440 4809 0000 0C00 00FC
1441 000C 0000 0C00 0020
1442 4869 00C1 4000 00FC
1443 4809 0000 0C00 00FC
1444 56EC 0000 0C00 0040

1496 4809 0C40 0000 00F0
1497 90FC 0000 0C00 0080
1498 4809 2056 0000 00F0
1499 510C 0000 0C00 006C
149A 2F3C 0000 0C00 006C
149B 4809 0C41 0000 00FC
149C 000C 0000 0C00 0020
149D 4809 0C40 0000 00F0
149E 486E 0000 0C00 00F0
149F 1030 0000 0000 004C
14A0 4809 0000 0000 00F0
14A1 570C 0000 0C00 0060
14A2 4869 0C41 0000 00F0
14A3 0000 0000 0000 0030
14A4 50EC 0000 0C00 0060
14A5 4809 0000 0C00 00FC
14A6 000C 0000 0C00 0020
14A7 4809 0001 4000 00FC
14A8 4809 0C5C 4000 00FC
14A9 56EC 0000 0C00 0040

14AA 5F9C 0000 0000 006C
14AB 4809 0C40 0C40 00F0
14AC 1E6C 0000 0C00 00C0
14AD 4809 0000 0C00 00FC
14AE 4824 0000 0C00 00FC

14AF 1E70 0000 0000 004C
14B0 1E8C 0000 0000 0040
14B1 1E9C 0000 0000 0040
14B2 1EAD 0000 0C00 0040

14B3 22BC 0000 0000 0060

```

```

COMP 16 = SAR
B
IF MST THEN STEP ELSE SKIP
BUMP - 1 = MPCR
RUMP - 1 = MPCR
ADVANCE THE PAR EY 1 AND CALL OPCODE
A3 AND LIT = A3
A5 = LIT
A3 EOL 0
IF TRUE THEN 0 = B; SKIP
CONTENTS - 1 = CPCR
D = A3
IFETCH - 1 = CPCR
A3 + B = B
A1 R = A1
COMP 16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

R R = B
Q = SAR; A5 = LIT
LIT AND B = P
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B L = B
COMP 16 = SAR

IF MST THEN STEP ELSE SKIP
BUMP - 1 = MPCR
A3 = B
FXFIELD - 1 = CPCR
B L = BR2
COMP 0 = SAR
EMULIN - 1 = CPCR
A1 R = A1
COMP 16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

OPCODE47:
XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP47F - 1 = AMPCF
STEP
EXEC

OP470:
OP470 - 1 = MPCR
OP471 - 1 = MPCR
OP472 - 1 = MPCR
OP473 - 1 = MPCR

OP470:
CONTENTS - 1 = CPCR
IF (R(A)) >= 0, (Y) INTO P
IF (R(A)) < 0, (R(M)) INTO P
IF (R(A)) < 0, (R(M)) INTO B

```

```

06718000 D
06719000 D
06720000 D
06721000 C
06722000 D
06723000 D
06724000 D
06725000 D
06726000 D
06727000 D
06728000 D
06729000 D
06730000 D
06731000 D
06732000 D
06733000 D
06734000 D
06735000 D
06736000 D
06737000 C
06738000 D
06739000 D
06740000 D
06741000 D
06742000 D
06743000 D
06744000 D
06745000 D
06746000 D
06747000 D
06748000 D
06749000 D
06750000 C
06751000 D
06752000 D
06753000 D
06754000 C
06755000 D
06756000 D
06757000 D
06758000 D
06759000 D
06760000 C
06761000 D
06762000 D
06763000 D
06764000 D
06765000 C
06766000 D
06767000 D
06768000 C
06769000 D
06770000 D
06771000 C
06772000 D
06773000 D
06774000 D
06775000 C
06776000 C
06777000 D

% PUT E IN THE ADDER
% ADVANCE THE PAR EY 1 AND CALL OPCODE
% "M" FIELD IN A3
% PUT E IN THE ADDER
% PUT PAR IN LS WORD OF B
% CLEAR PAR FROM PSM
% RX JUMP POSITIVE
% IF (R(A)) >= 0, (Y) INTO P
% "A" INTO LS BITS
% ISOLATE "A" INTO B
% R(A) INTO MAR2
% (R(A)) INTO E
% SHIFT (R(A)) INTO MS WORD OF B
% PUT E IN THE ADDER
% ADVANCE THE PAR EY 1 AND CALL OPCODE
% PUT Y INTO BR2
% PUT (Y) INTO B
% CLEAR OLD PAR
% CREATE NEW PAR
%
% JUMP NEGATIVE INSTRUCTION
% RETURNS "F" FIELD IN LSB OF A2
% JUMP TO DESIRED FORMAT TYPE
%
% PR FORMAT JUMP REGISTER NEGATIVE
% IF (R(A)) < 0, (R(M)) INTO P
% (R(A)) INTO B

```

```

1484 4809 0041 0070 00F0
1485 0000 0003 0070 002C
1486 4809 0040 0000 00F0
1487 4819 0003 0000 00FC
1488 66EC 0003 0000 0040
1489 2380 0000 0000 006C
148A 4809 AC00 0000 00F0
148B 0000 0000 0000 0020
148C 4809 A001 4000 00F0
148D 4809 AC5C 4000 00F0
148E 56FC 0000 0070 0040

148F 2809 0000 0000 00F0
1490 2260 0000 0000 0060
1491 4809 2052 0000 00F0
1492 0030 0000 0000 00E0
1493 66CB 0000 0000 00F0
1494 66EC 0000 0000 0040
1495 5590 0000 0000 0040

1496 2280 0000 0000 0060
1497 0041 0000 0000 00F0
1498 0000 0000 0000 0020
1499 4819 0000 0000 00FC
149A 1030 0000 0000 0040
149B 2380 0000 0000 0060
149C 4809 0040 1000 00F0
149D 633C 0000 0000 0060
149E 4809 E040 0800 00F0
149F 4805 A000 0000 00F0
1490 0000 0000 0000 002C
1491 4809 A001 4000 00F0
1492 4809 AC5C 4000 00F0
1493 56EC 0000 0000 0040

1495 4809 0040 0000 00F0
1496 90F0 0000 0000 0060
1497 4809 2056 0000 00F0
1498 5100 0000 0000 0060
1499 2F30 0000 0000 0060
149A 4809 0041 0800 00F0
149B 0000 0000 0000 002C
149C 4809 0040 0000 00FC
149D 4819 0000 0000 00F0
149E 1030 0000 0000 0040
149F 4809 E000 0600 00FC
1490 5700 0000 0000 0060
1491 4809 0041 0000 00F0
1492 0000 0000 0000 0030
1493 56EC 0000 0000 0060

```

```

B L = B
COMP 16 = SAR
B
IF MST THEN SKIP
OPCODE - 1 = MPCR
CONTENTSRM - 1 = CPCR
A1 R = A1
COMP 16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

IF LCI
CHECKCC - 1 = CPCR
LIT FOL B
3 = LIT
IF FALSE THEN STEP ELSE SKIP
OPCODE - 1 = MPCR
R11 - 1 = MPCR

CONTENTSRM - 1 = CPCR
B L = B
COMP 16 = SAR
B
IF MST THEN SKIP
RUMP - 1 = MPCR
CONTENTSRM - 1 = CPCR
R = A3
IFETCH - 1 = CPCR
A3 + B = B
A1 R = A1
COMP 16 = SAR
A1 L = A1
A1 OR B = A1
OPCODE - 1 = MPCR

E R = B
R = SAR15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
R L = B
COMP 16 = SAR
B
IF MST THEN SKIP
RUMP - 1 = MPCR
A3 = B
RXMFIELD - 1 = CPCR
E L = PR2
EMULIN - 1 = CPCR

```

```

OP471:
OP472:
OP473:

```

```

% SHIFT (R(A)) INTO UHW OF B
% PUT B IN THE ADDR, TEST (R(A)) < 0
% (R(M)) INTO B
% CLEAR LOWER 16 BITS OF A1
% MODIFY PAR TO JUMP
% RI TYPE 1 LOCAL JUMP LESS INSTRUCTION
% IF (CC) = 11, (P) + D = F
% PUT THE CC BITS INTO B
% CHECK CC FOR 11
% RK TYPE JUMP NEGATIVE
% IF (R(A)) < 0, (Y) = P
% (R(A)) INTO B
% SHIFT (R(A)) INTO UHW OF B
% CHECK IF (R(A)) < 0
% ADVANCE THE FAR BY 1 AND CALL OPCODE
% (R(M)) INTO E
% PUT Y INTO B
% PUT PAR VALUE IN LS WORD OF B
% CLEAR OLD PAR
% CONSTRUCT NEW PAR
% RX TYPE JUMP INSTRUCTION
% IF (R(A)) < 0, (Y) = P
% SHIFT "A" INTO LS BITS OF B
% ISOLATE "A" INTO B
% (R(A)) INTO HAR2
% (R(A)) INTO E
% (R(A)) SHIFTED INTO UHW OF B
% CHECK IF (R(A)) < 0
% ADVANCE THE FAR BY 1 AND CALL OPCODE
% RESTORE INSTRUCTION IN E
% ANALYZE "M" FIELD
% PUT Y INTO PAR?
% PUT (Y) INTO B

```

```

14E4 4809 A003 C030 C0F0
14E5 0000 0000 0000 0020
14E6 4809 A001 4000 00F0
14E7 4809 AC5C 4000 00F0
14E8 66EC 0000 0000 0040

14E9 4E50 0000 0000 0040
14EA 4E50 0000 0000 0040
14EB 4E50 0000 0000 0040
14EC 4E50 0000 0000 0040

14ED 5F90 0000 0000 0060
14EE 4809 C640 0000 00F0
14EF 1EBC 0000 0000 00C0
14F0 4809 0000 0000 00F0
14F1 4824 0000 0000 00F0
14F2 1ECC 0000 0000 0040
14F3 1E00 0000 0000 0040
14F4 3000 0000 0000 0040
14F5 1E00 0000 0000 0040

14F6 4809 E155 0000 00F0
14F7 00FC 0000 0000 00E0
14F8 5100 0000 0000 0060
14F9 2F30 0000 0000 0060
14FA 4809 0C40 0000 00F0
14FB 4809 E000 8B00 00F0
14FC 50E0 0000 0000 0080
14FD 4809 2055 0000 00F0
14FE 5100 0000 0000 0060
14FF 2F30 0000 0000 0060
1500 4809 2055 2000 00F0
1501 00FF 0000 0000 00E0
1502 4809 C640 0000 00F0
1503 3000 0000 0000 00C0
1504 4809 0000 0000 00F0
1505 2F50 0000 0000 0060
1506 66EC 0000 0000 0040

1507 4809 E155 0000 00F0
1508 00FC 0000 0000 00E0
1509 5100 0000 0000 0060
150A 2F30 0000 0000 0060
150B 4809 0C40 0000 00F0
150C 0000 0000 0000 0040

% CLEAR THE OLD PAR
% PUT (Y) INTO THE PAR
%
% NOT IMPLEMENTED
% NOT IMPLEMENTED
% NOT IMPLEMENTED
% NOT IMPLEMENTED
%
% LOAD ADDRESS REGISTER(S)
%
% LAR: LOAD ADDRESS REGS; TYPE RR
%
% B = R(A)
% B = R(A)
% B = R(A)
% A2 = (R(A))7-0
% 8 BIT MASK
% MAR2 = AR
% ADD FASE ADDF + A2
% SEPARATE AMPCR ASSIGNMENTS
%
% LAR: LOAD ADDRESS REGISTER (INDIRECT)
% (Y*) -> AR R
%
% B = (R(H)) = Y*
% Y* INTO BR2

```

```

1F00 50E0 C000 0000 0060
1F0E 4809 C040 C050 00FC
1F0F 4FAD C000 0000 0050

1F10 5700 0003 0000 0060
1F11 4809 0C40 0000 0060
1F12 4809 E000 8800 0060
1F13 80FC 0000 0000 0080
1F14 4809 2C56 0B30 0060
1F15 51CC 0000 0000 0060
1F16 2F3C 0003 0000 0060
1F17 0FF0 0000 0000 0090
1F18 4809 2C55 2030 0060
1F19 4809 C640 1070 0060
1F1A 3000 0000 0000 00CC
1F1B 4909 0C40 8800 0060
1F1C 4809 0C52 0000 0060
1F1D 9FC0 C000 0030 00A0
1F1E 6C19 20C1 0B70 0060
1F1F 4809 0C47 0000 0060
1F20 4809 EC5C 1070 0060
1F21 4809 0C41 0000 0060
1F22 0000 0000 0000 0060
1F23 4A2C 0000 0000 0030
1F24 56EC 0000 0000 0040

1F25 5F9C 0000 0000 0060
1F26 4809 C640 0000 00FC
1F27 1EFC 0003 0000 00CC
1F28 4809 0003 0000 00FC
1F29 4824 C000 0030 0060

1F2A 1E0C 0000 0000 0040
1F2B 1E10 0000 0000 0040
1F2C 3000 0000 0000 0040
1F2D 1E20 0000 0000 0000 0040

1F2E 4809 C040 8800 0060
1F2F 80FC 0000 0000 0080
1F30 4809 2C56 0B30 0060
1F31 51CC 0000 0000 0060
1F32 2F30 0000 0000 0060
1F33 4809 2C56 2030 0060
1F34 0FF0 0000 0000 0090
1F35 4809 C640 0000 0060
1F36 3000 0000 0000 00CC
1F37 4809 0003 0000 00FC
1F38 2F30 C000 0000 0060
1F39 4809 C040 0000 0060
1F3A 4809 E156 0B00 0060
1F3B 00FC 0000 0000 0060
1F3C 51CC 0000 0000 0060

OP543:
FMULIN - 1 = CPCR
B = MIR
LAR - 1 = MPCR

RMFIELD - 1 = CFRC
B = MIR
A3 R = B
A = SAR, 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
255 = LIT, 0 = SAR
LIT AND E = A2
A2 + AMPCR = A3
PAGEREG = AMPCR
B R = B, SET LCI
P EOL B
255 = LIT, COMP, 16 = SAR
IF TRUE THEN LIT + 1, L = B, Ekip
B + 1, L = B
A3 OR B = A3, BMI
B L = B, RI
COMP B = SAR
MOVE - 1 = CPCR
OPCODE - 1 = MPCR

OP550:
XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP55F - 1 = AMPCR
STEP
EXEC

OP55E:
OP550 - 1 = MPCR
OP551 - 1 = MPCR
FAULT - 1 = MPCR
OP553 - 1 = MPCR

OP550:
B R = B
A = SAR, 15 = LIT
LIT AND B = B
REGSTACK - 1 = CFRC
EINPUT - 1 = CPCR
LIT AND P = A2
255 = LIT
A2 + AMPCR = MAR2
PAGEREG = AMPCR
STEP
EINPUT - 1 = CPCR
B = MIR
A3 AND LIT = B
15 = LIT
REGSTACK - 1 = CFRC

OP543:
% B = (Y*)
% LARM: LOAD ADDRESS REG. MULTIPLE
%(Y***Y+U) -> AR R...AR R+U
% MULTIPLE LOADS OBSERVE PAGE
% ADDRESSES
% B = Y
% E = :A: FIELD
% B = (RCA)
% A2 = PAGE REG NUM.
% A3 = AR R
% B HAS COUNT, LCI SET FOR R +1 MOVE
% COUNT OF ZERO CAUSES ALL REG TO BE
% B HAS COUNT, LCI SET FOR R +1 MOVE
% COUNT IN UHW OF A3
% ORIGIN ADDR IN BRI
% STORE ADDRESS REGISTER(S)
% SARR: STORE ADDRESS REGISTER (REGISTER)
% TYPE RR: (AR) A -> RM
% MAR2 = RA
% P = (RCA)
% A2 = REG NUM.
% PAGEREG EASE + REG #
% SEPARATE AMPCR ASSIGNMENTS
% B = (AR)
% B = :M: FIELD
% MAR2 = RM

```

```

1530 2F5C 0000 0070 0060
153E 66E0 0000 0000 0040

OP551:
153F 4000 0040 8000 0000
1540 8000 0000 0000 0000
1541 4009 2056 0000 0000
1542 3100 0000 0000 0000
1543 2F30 0000 0000 0000
1544 4009 2056 2000 0000
1545 0F00 0000 0000 0000
1546 4009 0000 0000 0000
1547 3000 0000 0000 0000
1548 4009 0000 0000 0000
1549 2F30 0000 0000 0000
154A 4009 0000 0000 0000
154B 4009 0000 0000 0000
154C 0000 0000 0000 0000
154D 3100 0000 0000 0000
154E 2F30 0000 0000 0000
154F 4009 0000 0000 0000
1550 0000 0000 0000 0000
1551 5100 0000 0000 0000
1552 5600 0000 0000 0000

OP553:
1553 5700 0000 0000 0000
1554 4009 0000 0000 0000
1555 4009 0000 0000 0000
1556 8000 0000 0000 0000
1557 4009 2056 0000 0000
1558 5100 0000 0000 0000
1559 2F30 0000 0000 0000
155A 4009 2056 2000 0000
155B 0F00 0000 0000 0000
155C 4009 0000 0000 0000
155D 3000 0000 0000 0000
155E 4009 0000 0000 0000
155F 4009 0000 0000 0000
1560 0F00 0000 0000 0000
1561 6019 2000 0000 0000
1562 4009 0000 0000 0000
1563 4009 0000 0000 0000
1564 0000 0000 0000 0000
1565 4009 0000 0000 0000
1566 4009 0000 0000 0000
1567 4009 0000 0000 0000
1568 5600 0000 0000 0000

OP000F561:
1569 4E5C 0000 0000 0000

OP000E57:
156A 4E50 0000 0000 0000

```

```

EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

R = B
4 = SAR; 15 = LIT
LIT AND R = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
LIT AND R = A2
235 = LIT
A2 + AMPCR = MAR2
PAGEREG = AMPCR
STEP
EINPUT - 1 = CPCR
B = MIR
A3 AND LIT = 0
15 = LIT
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
R L = BR2
COMP B = SAR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

RKNFIELD - 1 = CPCR
B = MIR
A3 R = B
4 = SAR; 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
LIT AND B = A2
235 = LIT; 0 = SAR
A2 + AMPCR = A3
PAGEREG = AMPCR
E R = B
0 EOL B
235 = LIT; COMP 16 = SAR
IF TRUE THEN LIT + 1 L = B; SKIP
B + 1 L = B
A3 L = BR1
COMP B = SAR
B = A3; BHI
A3 OR B = A3
MOVE - 1 = CPCR
OPCODE - 1 = MPCR

```

```

% (AR) -> RM
% SAR; STORE ADDRESS REGISTER
% TYPE R; (AR) A -> Y#
% I = :A: FIELD
% MAR2 = RA
% R = (R(A))
% A2 = REG #
% PAGEREG EASE + REG #
% SEPARATE AMPCR ASSIGNMENTS
% B = (AR)
% P = :M: FIELD
% C = (R(M)) = Y#
% Y# INTO BR2
% (AR) -> Y#
% STORE ADDRESS REGISTER MULTIPLE
% SAR; TYPE R; (AR R;...AR R;U) ->
% Y;...Y;U
% MULTIPLE STOPS 00 OBSERVE PAGE
% ADDRESSES
% MIR = Y
% E = :A: FIELD
% F = (R(A))
% A2 HAS PAGE REG #
% F = AR R
% SHIFT COUNT INTO LS BITS OF E
% A COUNT OF ZERO MEANS ALL REG STORED
% COUNT IN B
% ORIGIN ADDR IN BR1
% COUNT IN UHW OF A3
% DESTINATION ADDR IN LHW OF A3
%
% NOT IMPLEMENTED
% NOT IMPLEMENTED

```

```

06958000 D
06959000 D
06960000 D
06961000 D
06962000 D
06963000 D
06964000 D
06965000 D
06966000 D
06967000 D
06968000 D
06969000 D
06970000 D
06971000 D
06972000 D
06973000 D
06974000 D
06975000 D
06976000 D
06977000 D
06978000 D
06979000 D
06980000 D
06981000 D
06982000 D
06983000 D
06984000 D
06985000 D
06986000 D
06987000 D
06988000 D
06989000 D
06990000 D
06991000 D
06992000 D
06993000 D
06994000 D
06995000 D
06996000 D
06997000 D
06998000 D
06999000 D
07000000 D
07001000 D
07002000 D
07003000 D
07004000 D
07005000 D
07006000 D
07007000 D
07008000 D
07009000 D
07010000 D
07011000 D
07012000 D
07013000 D
07014000 D
07015000 D
07016000 D
07017000 D

```

```

156B 5F9C 0000 0000 0060
156C 4809 C650 0C3C 00F0
156D 1F30 0000 0070 00CC
156E 4809 00C3 003C 00F0
156F 4824 0000 0000 00F0

1570 1F4C 0000 0000 0040
1571 1F50 0000 0000 0040
1572 1F60 0000 0000 0040
1573 1F7C 0000 0000 0040

1574 228C 0000 0000 0060
1575 4809 E155 1080 00F0
1576 00FC 0000 0C3C 00E0
1577 4809 E000 0000 00FC
1578 4809 CC40 8B50 00F0
1579 2000 0000 0000 0060
157A 2F5C 0000 0000 0060
157B 56EC 0000 0000 0040

157C 2809 0000 0000 00F0
157D 228C 0000 0000 0060
157E 4809 0000 2000 00F0
157F 4809 0C41 0E3C 00F0
1580 0000 0000 0000 0020
1581 4809 0C40 0000 00FC
1582 4C09 0018 2000 00F0
1583 4809 E156 1000 00F0
1584 00FC 0000 0000 0040
1585 4809 CC41 2070 00F0
1586 4809 CC40 8B00 00FC
1587 4809 CC5C 8B00 00F0
1588 4809 E070 0000 80FC
1589 4809 0C40 8B00 00F0
158A 4809 CC41 8B00 00FC
158B 0000 0000 0000 0020
158C 4809 CC40 8B30 00F0
158D 2F5C 0000 0000 0060
158E 2000 0000 0000 0060
158F 56EC 0000 0000 0040

1590 4809 2C56 2E00 00F0
1591 90F0 0000 003C 008C
1592 4809 0C40 8B70 00F0
1593 4809 2C56 0E70 00FC
1594 51CC 0000 0000 0060
1595 4809 0F41 0000 00F0
1596 0000 0000 0000 0030
1597 2F30 0000 0000 0060

0FC00E60: XFC00E - 1 = CPCR
A2 + AMPCR = AMPCR
OP60F - 1 = AMPCR
STEP
EXEC

OP600: OP600 - 1 = MPCR
OP601 - 1 = MPCR
OP602 - 1 = MPCR
OP603 - 1 = MPCR

OP600:
% RL TYPE LOGIC RIGHT SINGLE SHIFT
% SHIFT (R(A)) RIGHT M (0-3), SET CC,
% AND ZERO/FILL
% M= INTO A3

CONTENTISRA - 1 = CPCR
A3 AND LIT = A3
15 = LIT
A3 = SAR
R R = MIR, B
SETCCA - 1 = CPCR
EINPUT - 1 = CPCR
OPCODE - 1 = MPCR

OP601:
IF LCJ
CONTENTISRA - 1 = CPCR % (R(A)) INTO B
C = A2
B L = B
COMP 16 = SAR
R
IF MST THEN B111 = A2
A3 AND LIT = A3
15 = LIT/COMP 16 = SAR
A2 L = A2
R R = B
A2 OR B = B
A3 = SAR
B R = B
B L = B
COMP 16 = SAR
R R = D, MIR
EINPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

OP602:
LIT AND B = A2
15 = LIT/4 = SAR
B R = B
LIT AND B = B
RESSTACK - 1 = CPCR
MAR L = B01
COMP B = SAR
EINPUT - 1 = CPCR

```

```

07018000 D
07019000 D
07020000 U
07021000 D
07022000 D
07023000 D
07024000 D
07025000 D
07026000 D
07027000 D
07028000 D
07029000 D
07030000 D
07031000 D
07032000 D
07033000 D
07034000 D
07035000 D
07036000 D
07037000 D
07038000 D
07039000 D
07040000 D
07041000 D
07042000 D
07043000 D
07044000 D
07045000 D
07046000 D
07047000 D
07048000 D
07049000 C
07050000 C
07051000 D
07052000 D
07053000 D
07054000 D
07055000 L
07056000 D
07057000 D
07058000 D
07059000 D
07060000 D
07061000 D
07062000 D
07063000 D
07064000 D
07065000 D
07066000 D
07067000 D
07068000 D
07069000 D
07070000 D
07071000 D
07072000 D
07073000 D
07074000 D
07075000 D
07076000 D
07077000 D

```

1598 4809 0041 1000 00F0
 1599 0010 0000 0000 00A0
 159A 4809 2F5C 0010 00FC
 159B 2F3C 0000 0000 00G0
 159C 4809 EC5C 1000 00F0
 159D 4809 C000 0000 00FC
 159E 49C9 E000 9800 00FC
 159F 2000 0000 0000 00G0
 15A0 4809 E001 0800 00F0
 15A1 0000 0000 0000 0020
 15A2 4809 0040 9030 00FC
 15A3 2F5C 0000 0000 00G0
 15A4 4809 0000 0000 20F0
 15A5 4809 0E40 8010 00FC
 15A6 0000 0000 0000 0010
 15A7 4809 E000 8030 00FC
 15A8 0000 0000 0000 0020
 15A9 2F5C 0000 0000 00G0
 15AA 56E0 0000 0000 0040

15AB 4809 2C55 2020 00FC
 15AC 00F0 0000 0000 00E0
 15AD 28C9 0040 8030 00FC
 15AE 80FC 0000 0000 00B0
 15AF 4809 2C56 0000 00F0
 1590 5100 0000 0000 00G0
 1581 4809 0E41 0020 00FC
 1582 0000 0000 0000 0030
 1583 2F3C 0000 0000 00G0
 1584 4809 0041 0030 00FC
 1585 0000 0000 0000 0020
 1586 4809 0040 0000 00FC
 1587 4809 0000 0000 00FC
 1588 0010 0000 0000 00A0
 1589 4809 EC5C 1000 00FC
 158A 4809 2F5C 0010 00FC
 158B 2F3C 0000 0000 00G0
 158C 4809 E000 9030 00FC
 158D 0000 0000 0000 0020
 158E 4809 E001 1000 00FC
 158F 4809 EC5C 1000 00FC
 1590 4809 C000 0000 00FC
 1591 4809 E000 9030 00FC
 1592 4809 0000 0000 00FC
 1593 2C09 0019 0070 00FC
 1594 4809 0041 0000 00FC
 1595 49C9 EC5C 1E30 00FC
 1596 2000 0000 0000 00G0
 1597 4809 E001 2000 00FC
 1598 0000 0000 0000 0020
 1599 4809 0000 8030 00FC
 159A 2F5C 0000 0000 00G0
 159B 4809 0000 0000 2EFC
 159C 4809 0E40 8010 00FC
 159D 0000 0000 0000 0010
 159E 4809 E000 8030 00FC

6 L = A3
 16 = SAR ; 1 = LIT
 LIT OR BHAR = MAR2
 EINPUT - 1 = CPCK
 A3 OR B = A3
 A2 = SAR
 A3 R = A3,BJ SET LCI
 SETCCA - 1 = CPCK
 A3 L = B
 COMP 16 = SAR
 B R = MIR
 EOUTPUT - 1 = CPCK
 ASR
 BHAR R = MAR2
 B = SAR
 A3 R = MIR
 16 = SAR
 EOUTPUT - 1 = CPCK
 OPCODE - 1 = MPCR

0F603:

LIT AND R = A2
 15 = LIT
 B R = B; IF LCI
 4 = SAR; 15 = LIT
 LIT AND R = 6
 REGSTACK - 1 = CPCK
 BHAR L = BR1
 COMP B = SAR
 EINPUT - 1 = CPCK
 R L = B
 COMP 16 = SAR
 B
 IF MST THEN SET LCI
 COMP 16 = SAR ; 1 = LIT
 A3 OR B = A3
 LIT OR BHAR = MAR2
 EINPUT - 1 = CPCK
 A3 R = A3
 A3 L = A3
 A3 OR B = A3
 A2 = SAR
 A3 R = A3
 0 = 0
 IF LCI THEN 0111 = B
 B L = B = A3,BJ SET LCI
 SETCCA - 1 = CPCK
 A3 L = A2
 COMP 16 = SAR
 A2 R = MIR
 EOUTPUT - 1 = CPCK
 ASR
 BHAR R = MAR2
 R = SAR
 A3 R = MIR

07078100 0
 07079000 0
 07080000 0
 07081000 0
 07082000 0
 07083000 0
 07084000 0
 07085000 0
 07086000 0
 07087000 0
 07088000 0
 07089000 0
 07090000 0
 07091000 0
 07092000 0
 07093000 0
 07094000 0
 07095000 0
 07096000 0
 07097000 0
 07098000 0
 07099000 0
 07100000 0
 07101000 0
 07102000 0
 07103000 0
 07104000 0
 07105000 0
 07106000 0
 07107000 0
 07108000 0
 07109000 0
 07110000 0
 07111000 0
 07112000 0
 07113000 0
 07114000 0
 07115000 0
 07116000 0
 07117000 0
 07118000 0
 07119000 0
 07120000 0
 07121000 0
 07122000 0
 07123000 0
 07124000 0
 07125000 0
 07126000 0
 07127000 0
 07128000 0
 07129000 0
 07130000 0
 07131000 0
 07132000 0
 07133000 0
 07134000 0
 07135000 0
 07136000 0
 07137000 0

```

15CF 300C 00C0 0000 0020
15D0 2F5C 00C0 0000 0060
15D1 66EC 00C0 0000 0040

15D2 5F9C 00C0 0000 0060
15D3 4809 00C0 0000 0060
15D4 1F80 00C0 0000 00C0
15D5 4809 00C0 0000 00C0
15D6 4824 00C0 0000 00C0

15D7 1F90 00C0 0000 0040
15D8 1FAC 00C0 0000 004C
15D9 1FB0 00C0 0000 004C
15DA 1FCC 00C0 0000 0040

15DB 4809 2C56 20C0 00C0
15DC 80C0 00C0 0000 00C0
15DD 4809 00C0 0000 00C0
15DE 4809 2C56 0000 00C0
15DF 51CC 00C0 0000 0060
15E0 2F3C 00C0 0000 0060
15E1 4809 00C0 2000 00C0
15E2 4809 00C0 0000 00C0
15E3 4809 00C0 0000 00C0
15E4 4809 00C0 0000 00C0
15E5 00C0 0000 0000 0020
15E6 4809 00C0 0000 00C0
15E7 63C9 00C0 0000 00C0
15E8 5020 00C0 0000 00C0
15E9 4809 00C0 0000 00C0
15EA 0000 0000 0000 0020
15EB 4809 00C0 0000 00C0
15EC 2F5C 00C0 0000 0060
15ED 2000 0000 0000 0040
15EE 66E0 00C0 0000 0040

15EF 4809 2C56 20C0 00C0
15F0 80C0 00C0 0000 00C0
15F1 4809 00C0 0000 00C0
15F2 4809 2C56 0000 00C0
15F3 51CC 00C0 0000 0060
15F4 2F3C 00C0 0000 0060
15F5 4809 00C0 1000 00C0
15F6 4809 00C0 1000 00C0
15F7 0100 0000 0000 004C
15F8 4809 00C0 1000 00C0
15F9 4809 0000 0000 00C0
15FA 4809 2C56 2000 00C0
15FB 4809 00C0 0000 00C0
15FC 4809 00C0 1000 00C0
15FD 4809 00C0 1000 00C0
15FE 90C0 00C0 0000 0020

16 = SAR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE61: XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP61F - 1 = AMPCR
STEP
EXEC

OP61F: OP610 - 1 = MPCR
OP611 - 1 = MPCR
OP612 - 1 = MPCR
OP613 - 1 = MPCR

OP610:
LIT AND B = A2
15 = LIT; 4 = SAR
B R = B
LIT AND B = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
NOT A2 = A2
A2 + 1 = SAR
B L = B
B R = A2
16 = SAR
NOT A2
IF NOT A2 THEN SET LC1
OVBIT - 1 = CPCR
B L = B
COMP 16 = SAR
R R = MIR; B
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR

OP611:
LIT AND P = A2
15 = LIT; 4 = SAR
P R = B
LIT AND P = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
B = A3
A3 L = A3
COMP 16 = SAR; 16 = LIT
A3 OR B = A3
A2 = B
LIT - B = A2
A2 = SAR
A3 C = A3
A3 L = A3
COMP 16 = SAR

% WRITE NEW (R(A))
%
% "F" INTO A2
%
%
% RL TYPE ALG LEFT SINGLE SHIFT
% (R(A)) M (0-3) PLACES, ZERO FILL
% SET CC AND SET OVERFLOW BIT
% "M" FIELD INTO A2
%
% ISOLATE "A"
% (R(A)) INTO E
%
% PERFORM LEFT SHIFT
%
% SET THE OVERFLOW BIT
%
% LEFT SHIFTED (R(A))
% WRITE NEW (R(A))
% SET THE CONDITION BITS
%
% TYPE RL CIRCULAR LEFT SHIFT
% (R(A)) SHIFTED M (0-3) PLACES, SET CC
% "M" INTO A2
%
% ISOLATE "A" FIELD
% (R(A)) INTO R
%
% A3 = (R(A))/(R(A))
% "M" INTO B
% 16 COMPLEMENT OF SHIFT AMOUNT
% PERFORM SHIFT

```

```

07198000 D
07199000 P
07200000 D
07201000 D
07202000 D
07203000 D
07204000 D
07205000 L
07206000 D
07207000 D
07208000 D
07209000 D
07210000 D
07211000 D
07212000 D
07213000 P
07214000 D
07215000 D
07216000 D
07217000 D
07218000 D
07219000 D
07220000 D
07221000 D
07222000 D
07223000 D
07224000 D
07225000 D
07226000 D
07227000 D
07228000 D
07229000 D
07230000 D
07231000 D
07232000 D
07233000 L
07234000 D
07235000 D
07236000 D
07237000 D
07238000 D
07239000 D
07240000 D
07241000 D
07242000 D
07243000 D
07244000 D
07245000 D
07246000 D
07247000 D
07248000 D
07249000 D
07250000 D
07251000 D
07252000 D
07253000 D
07254000 D
07255000 D
07256000 D
07257000 D

```

```

A3 R = MIR, E
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR
% WRITE OUT NEW (R(A))
% SET THE CONDITION BITS
%
% RL TYPE ALG LEFT DOUBLE SHIFT
% (R(A)*R(A+1)), M (0-2)
% ZERO FILL, SET CC, AND SET OVERFLOW
%
% M* INTO A2
% ISOLATE "A" FIELD
% TEMP STORAGE OF R(A)
% (R(A)) INTO R
%
% NOT ABT THEN SET LCI
% SET THE OVERFLOW BIT
%
% SET THE CONDITION BITS
% OUTPUT (R(A+1))
% REFERENCE BRI
% R(A)
% OUTPUT (R(A))
%
% RL TYPE CIRCULAR LEFT DOUBLE SHIFT
% (R(A)*R(A+1)), M (0-3) AND SET CL
% "M" INTO A2
% "A" INTO B
% TEMP STORAGE
% (R(A)) INTO B
%
% COMP 16 = SAR, 1 = LIT
% LIT OR BHAR = MAR2
% (R(A+1)) INTO P
% A3 = (R(A))/(R(A+1))

```

0F612:

```

B R = B
4 = SAR, 15 = LIT
A3 AND LIT = A2
LIT AND B = B
REGSTACK - 1 = CPCR
BHAR L = BR1
COMP B = SAR
EINPUT - 1 = CPCR
B L = A3
COMP 16 = SAR, 1 = LIT
LIT OR BHAR = MAR2
EINPUT - 1 = CPCR
A3 OR B = A3
A2 + 1 = SAR
A3 R = B
NOT B
IF NOT ABT THEN SET LCI
OVBIT - 1 = CPCR
A2 + 1 = SAR
A3 L = A3, B: SET LCI
SETCCA - 1 = CPCR
A3 L = B
COMP 16 = SAR
B R = MIR
EOUTPUT - 1 = CPCR
BHAR R = MAR2
B = SAR
A3 R = MIR
16 = SAR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR
LIT AND F = A2
15 = LIT, 4 = SAR
B R = B
LIT AND B = B
REGSTACK - 1 = CPCR
BHAR L = BR1
COMP B = SAR
EINPUT - 1 = CPCR
P L = A3
COMP 16 = SAR, 1 = LIT
LIT OR BHAR = MAR2
EINPUT - 1 = CPCR
A3 OR B = A3
NOT A2 = A2

```

0F613:

```

15FE 4809 E003 8830 00FC
1600 2F50 00C3 0070 0060
1601 2C0C 00C3 00C0 0060
1602 56EC 00C0 0030 0040

```

```

1603 4809 0C40 880C 00F0
1604 90F0 00C0 0000 0080
1605 4809 E155 203C 00F0
1606 4809 2D56 0F70 00F0
1607 51C9 00C0 0000 006C
1608 4809 0F41 0020 00F0
1609 000C 00C0 0000 003C
160A 2F3C 00C0 0000 0060
160B 4809 0C41 1030 00FC
160C 0010 00C0 0000 004C
160D 4809 2F5C 001C 00F0
160E 2F30 00D0 0000 0060
160F 4809 EC5C 1070 00F0
1610 4809 00C0 0070 00F0
1611 4809 E003 880C 00F0
1612 4809 E003 880C 00F0
1613 63C9 00C3 0070 00F0
1614 502C 0000 0000 006C
1615 4809 00C0 0000 00F0
1616 49C9 E0C1 1000 00F0
1617 2000 00C0 0070 0060
1618 4809 E001 0F30 00F0
1619 000C 00C0 0000 0020
161A 4809 0C40 8030 00FC
161B 2F5C 00C3 0070 0060
161C 4809 00C0 0000 00F0
161D 4809 0F43 801C 00F0
161E 000C 00C0 0070 001C
161F 4809 E0C0 8030 00FC
1620 4809 00C3 0000 0020
1621 2F5C 00D0 0000 0060
1622 56EC 00D0 0030 004C
1623

```

```

1624 4809 2C55 2070 00F0
1625 90F0 00C0 0000 0080
1626 4809 0C40 880C 00F0
1627 4809 2C56 0B0C 00F0
1628 51C0 00C0 0000 0060
1629 4809 0F41 0020 00F0
162A 000C 00C0 0000 0030
162B 2F3C 00C0 0000 0060
162C 4809 0C41 1030 00FC
162D 0010 0000 0000 004C
162E 4809 2F5C 001C 00FC
162F 2F3C 0000 0000 0060
1630 4809 EC5C 1070 00F0
1631 4809 00C3 2000 00FC

```

```

1632 4809 C0C0 0C3C 00F0
1633 49C9 E001 9B70 C0F0
1634 2C00 0000 0090 006C
1635 4809 E001 0B70 C0F0
1636 000C 0000 0000 C020
1637 4809 0C40 0E30 C0F0
1638 2F50 00F0 0C00 006C
1639 4809 0000 0000 20F0
163A 4809 0C40 0B1C 00F0
163B 000C 00C0 0C30 0010
163C 4809 E0C0 0B30 00FC
163D 000C 00C0 0C30 0020
163E 2F5C 00C0 0000 006C
163F 56E0 00C0 0C30 004C

1640 5F9C C0C0 0000 006C
1641 4809 C640 0C30 00F0
1642 1F0C 00C0 0C30 00C0
1643 4809 0000 0C30 00FC
1644 4824 0000 0C30 00F0

1645 1FEC 0000 007C 004C
1646 1FEC 0000 0C30 004C
1647 200C 0000 0000 004C
1648 2010 00C0 0C30 004C

1649 228C C0C0 0000 006C
164A 4809 C640 2C30 00FC
164B 00F0 00C0 007C 00A0
164C 4630 E156 0070 C0F0
164D 4809 0C40 0B30 00F0
164E 4849 CC5E 0C30 00FC
164F 78C9 0000 0C30 00FC
1650 1E70 00C0 0C30 006C
1651 4F1C 00C0 0C30 006C
1652 4809 0000 003C 00FC
1653 4809 0C40 0B30 00FC
1654 0000 00C0 0C30 002C
1655 200C 00C0 0C30 006C
1656 2F5C C0C0 003C 006C
1657 56EE 00C0 007C 004C

1658 4809 2C56 0C30 00F0
1659 9CFC 00C0 0C30 0080
165A 4809 0C40 0B30 00FC
165B 4809 2C56 0B30 00F0
165C 510C 0000 0C30 006C
165D 4809 0F40 0030 00F0
165E 000C 00C0 0C30 003C
165F 2F3C 00C0 0C30 006C
1660 4809 0C40 2C30 00A0
1661 001C 00C0 0C30 00A0

A2 + 1 = SAR
A3 C = A3,BJ SET LC1
SETCCA - 1 = CPCR
A3 L = B
COMP 16 = SAR
B R = MIR
EOUTPUT - 1 = CPCR
ASR
PHAR R = MAR2
R = SAR
A3 R = MIR
16 = SAR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE62: XFCODE - 1 = CPCR
A2 + ANPCR = ANPCR
OP62F - 1 = ANPCR
STEP
EXEC
OP62F: OP620 - 1 = MPCR
OP621 - 1 = MPCR
OP622 - 1 = MPCR
OP623 - 1 = MPCR

OP620:
CONTENTSRA - 1 = CPCR
R L = A2
COMP 16 = SAR; 15 = LIT
A3 AND LIT = B
R L = B
A2 - B = MIR; SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BRI
B R = MIR,B
16 = SAR
SETCCA - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

OP621:
LIT AND B = MIR
15 = LIT; 4 = SAR
B R = B
LIT AND B = B
PESTACK - 1 = CPCR
PHAR L = BRI
COMP B = SAR
FINPUT - 1 = CPCR
R L = A2
CTMP 16 = SAR / 1 = LIT

07258C00 D
07259C00 D
07260C00 C
07261C00 C
07262C00 D
07263C00 C
07264C00 C
07265C00 C
07266C00 C
07267C00 D
07268C00 C
07269C00 D
07270C00 D
07271C00 D
07272C00 D
07273C00 D
07274C00 C
07275C00 D
07276C00 D
07277C00 D
07278C00 D
07279C00 D
07280C00 D
07281C00 D
07282C00 D
07283C00 D
07284C00 D
07285C00 C
07286C00 D
07287C00 D
07288C00 D
07289C00 D
07290C00 D
07291C00 D
07292C00 D
07293C00 D
07294C00 C
07295C00 D
07296C00 D
07297C00 D
07298C00 D
07299C00 D
07300C00 D
07301C00 D
07302C00 C
07303C00 C
07304C00 D
07305C00 D
07306C00 D
07307C00 D
07308C00 D
07309C00 D
07310C00 D
07311C00 D
07312C00 D
07313C00 D
07314C00 D
07315C00 C
07316C00 D
07317C00 D

% CIRCULAR SHIFT
% SET THE CONDITION BITS

% OUTPUT (RCA+1)
% REF RRI

% (RCA) INTO MIR

% OUTPUT SHIFTED (RCA)
%
% *F* INTO A2

%
% TYPE RL SUBTRACT, (RCA)--M=R(A)
% SET (C, CARRY AND OV BITS)
% (RCA) INTO E
% (RCA) INTO MS WORD OF A2
% *M* INTO B
% *M* INTO MS WORD OF B

% NEW (RCA) INTO LS WORD OF MIR,B

% SET THE CONDITION BITS
% (RCA)--M INTO R(A)
%
% TYPE RL LITERAL SUBTRACT DOUBLE
% (R(A),RCA+1) - M = R(A)+R(A+1)
% SET (C, CARRY AND OV BITS)
% *M* INTO MIR

% SHIFT *M* TO LS 4 BITS
% ISOLATE *M* FIELD
% TEMP STORAGE
% (RCA) INTO B
% (RCA) INTO MS WORD OF A2

```

```

07318000 D
07319000 D
07320000 D
07321000 D
07322000 D
07323000 D
07324000 D
07325000 D
07326000 D
07327000 D
07328000 D
07329000 D
07330000 D
07331000 D
07332000 D
07333000 D
07334000 D
07335000 D
07336000 C
07337000 C
07338000 D
07339000 D
07340000 C
07341000 C
07342000 C
07343000 D
07344000 D
07345000 C
07346000 C
07347000 D
07348000 D
07349000 D
07350000 D
07351000 D
07352000 D
07353000 D
07354000 D
07355000 D
07356000 D
07357000 D
07358000 D
07359000 D
07360000 C
07361000 D
07362000 D
07363000 D
07364000 D
07365000 D
07366000 D
07367000 D
07368000 D
07369000 D
07370000 D
07371000 D
07372000 D
07373000 D
07374000 D
07375000 D
07376000 D
07377000 D

```

```

% R(A+1)
% (R(A+1)) INTO B
% A2 = (R(A))/(R(A+1))

LIT OR BHAR = MAR2
EINPUT - 1 = CPCR
A2 OR B = A2, BHI
A2 - B = MIR, SET LC2
IF AOV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
RMI, SET LC1
SEICCA - 1 = CPCR
BHI
B L = A2
COMP 16 = SAR
B R = B
A2 R = MIR
EOUTPUT - 1 = CPCR
ASR
BHAR R = MAR2
B = SAR
B = MIR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

% NEW (R(A+1))
% PEF BRI
% NEW (R(A))
%
%
% TYPE RL LITERAL ADD, (R(A))+M -> R(A)
% SET (C, CARRY AND OV BITS)
% (R(A)) INTO E

CONTENTSRA - 1 = CPCR
B L = A2
COMP 16 = SAR, 15 = LIT
A3 AND LIT = B
B L = B
A2 + B = MIR
IF AOV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BHI
B R = MIR+B
16 = SAR
SEICCA - 1 = CPCR
EOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

% ISOLATE "M" FIELD
% "M" INTO MS WORD OF B
% PERFORM ADDITION

% SET THE CONDITION BITS
% (R(A))+M INTO R(A)
%
% TYPE RL LITERAL ADD DOUBLE
% (R(A))+R(A+1) + M INTO R(A), R(A+1)
% SET (C, CARRY, AND OV BITS)

% "M" INTO MIR
% ISOLATE "A" FIELD
% R(A) INTO MAR2
% TEMP STORAGE
% (R(A)) INTO E
% (R(A)) INTO MS WORD OF A?
% R(A+1)
% (R(A+1)) INTO B
% A2 = (R(A))/(R(A+1))

B R = B
Q = SAR, 15 = LIT
A3 AND LIT = MIR
LIT AND B = B
REGSTACK - 1 = CPCR
BHAR L = BRI
COMP 0 = SAR
EINPUT - 1 = CPCR
B L = A2
COMP 15 = SAR, 1 = LIT
LIT OR BHAR = MAR2
EINPUT - 1 = CPCR
A2 OR B = A2, BHI
A2 + B = MIR
IF AOV THEN SET LC1

```

0P622:

0P623:

```

1662 4809 2F5C 0C1C C0F0
1663 2F3C 00C0 0030 0060
1664 4809 C05C 209C 00F0
1665 4809 C05E 003C 00F0
1666 78C9 00C0 00C0 00F0
1667 1E70 00C0 003C 0060
1668 4F1C C003 C0C0 0060
1669 49C9 00C0 003C 0060
166A 2000 C003 003C 0060
166B 48C9 00C0 003C 00F0
166C 4809 0041 2C00 C0F0
166D 0000 0093 003C 0020
166E 4809 C0C0 803C 00F0
166F 4809 C0C0 803C 00F0
1670 2F50 00C3 00C0 0060
1671 4809 0043 801C C0F0
1672 0000 0000 0000 C010
1673 0000 C040 0030 00F0
1674 4809 C040 0030 00F0
1675 2F50 00C3 0030 0060
1676 56E0 0000 C000 C040

```

```

1677 2280 0C03 C030 C060
1678 4809 C041 2030 00F0
1679 0C00 0000 0030 00A0
167A 4809 E155 0B3C 00F0
167B 4809 0C41 0E30 00F0
167C 4809 C040 0030 00F0
167D 78C9 07E0 003C 00F0
167E 1E7C 00C0 0030 0060
167F 4F10 00C0 C03C 0060
1680 4809 00C0 0030 00F0
1681 4809 0040 8E3C 00F0
1682 0000 00C0 0030 0020
1683 2000 00C0 0030 0060
1684 2F5C C0C0 0000 C060
1685 56E0 0000 C000 0040

```

```

1686 4809 0C40 0E30 C0F0
1687 9CFC 00C0 0030 0080
1688 4809 E156 0B3C 00F0
1689 4809 2C55 0B30 00F0
168A 51C0 00C0 0C30 C060
168B 4809 C041 0030 C0F0
168C 0000 C0C0 0030 C030
168D 2F3C C0C0 C03C 0060
168E 4809 C041 2E30 C0F0
168F 0010 C0C0 0030 C0A0
1690 4809 2F5C 001C C0F0
1691 2F3C C0C0 0030 0060
1692 4809 C05C 209C 00F0
1693 4809 C040 0030 C0F0
1694 78C9 0000 0030 00F0

```

```

1695 1E70 0000 0070 0060
1696 4F10 0000 0070 0060
1697 49C9 0000 0070 0060
1698 2000 0000 0070 0060
1699 4809 0000 0070 0060
169A 4809 0C41 2030 0060
169B 0000 0000 0070 0060
169C 4809 0C40 8E70 0060
169D 4809 0000 8E70 0060
169E 2F50 0000 0070 0060
169F 4809 0000 0C30 2060
16A0 4809 0F43 8E10 0060
16A1 0000 0000 0070 0060
16A2 4809 0C40 0030 0060
16A3 2F50 0000 0070 0060
16A4 56E0 0000 0070 0060

16A5 5F90 0000 0070 0060
16A6 4809 0C40 0030 0060
16A7 2020 0000 0070 0060
16A8 4809 0000 0070 0060
16A9 4824 0000 0070 0060

16AA 2030 0000 0070 0060
16AB 2040 0000 0070 0060
16AC 2050 0000 0070 0060
16AD 2060 0000 0070 0060

16AE 4809 2C55 0000 0060
16AF 80FF 0000 0070 0060
16B0 4809 0C40 0030 0060
16B1 4809 0000 8800 0060
16B2 4809 2C55 0E70 0060
16B3 5100 0000 0070 0060
16B4 2F50 0000 0070 0060
16B5 2180 0000 0070 0060
16B6 56E0 0000 0070 0060

16B7 4809 2C55 0030 0060
16B8 80FF 0000 0070 0060
16B9 4809 0000 0030 0060
16BA 2280 0000 0070 0060
16BB 4809 0C41 2070 0060
16BC 0000 0000 0070 0060
16BD 4809 0C41 7E70 0060
16BE 2000 0000 0030 0060
16BF 4809 0C5E 0030 0060
16C0 7809 0000 0030 0060
16C1 1E70 0000 0000 0060
16C2 4F10 0000 0000 0060
16C3 56E0 0000 0000 0060

CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
BHI SET LC1
SETCCA - 1 = CPCR
E=M
L = A2
COMP 16 = SAR
R R = B
A2 R = MIR
FOUTPUT - 1 = CPCR
ASR
BMAR R = MAR2
B = SAR
R = MIR
FOUTPUT - 1 = CPCR
OPCODE - 1 = MPCR

OPCODE63: XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
STEP
EXEC

OP63F: OP630 - 1 = MPCR
OP631 - 1 = MPCR
OP632 - 1 = MPCR
OP633 - 1 = MPCR

OP630:
LIT AND B = B
LIT AND B = SAR
R = MIR
A3 R = B
LIT AND B = B
REGSTACK - 1 = CPCR
EOUTPUT - 1 = CPCR
SET00 - 1 = CPCR
OPCODE - 1 = MPCR

OP631:
LIT AND B = MIR
LIT AND B = SAR
A3 = B
CONTENTISRA - 1 = CPCR
R L = A2, BHI
COMP 16 = SAR
B L = B
SETCC - 1 = CPCR
A2 - B = MIR; SET LC2
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
OPCODE - 1 = MPCR

```

```

07378000 0
07379000 0
07380000 0
07381000 0
07382000 0
07383000 0
07384000 0
07385000 0
07386000 0
07387000 0
07388000 0
07389000 0
07390000 0
07391000 0
07392000 0
07393000 0
07394000 0
07395000 0
07396000 0
07397000 0
07398000 0
07399000 0
07400000 0
07401000 0
07402000 0
07403000 0
07404000 0
07405000 0
07406000 0
07407000 0
07408000 0
07409000 0
07410000 0
07411000 0
07412000 0
07413000 0
07414000 0
07415000 0
07416000 0
07417000 0
07418000 0
07419000 0
07420000 0
07421000 0
07422000 0
07423000 0
07424000 0
07425000 0
07426000 0
07427000 0
07428000 0
07429000 0
07430000 0
07431000 0
07432000 0
07433000 0
07434000 0
07435000 0
07436000 0
07437000 0

```

```

% NEW (R(A+1))
% REF ER1
% R(A)
% NEW (R(A))
%
% "F" INTO A2
%
%
%
%
%
% TYPE RL LITERAL LOAD, M INTO R(A)
% SET C, CARRY AND OV BITS
% ISOLATE "M"
%
% ISOLATE "A"
% WRITE "M" INTO R(A)
%
%
% FL TYPE LITERAL COMPARE, (R(A)):M
% SET CC, CARRY, AND OV BITS
% "M" INTO MIR
%
% (R(A)) INTO E
% (R(A)) INTO MS WORD OF A2
% "M" INTO MS WORD OF B
% SET THE CONDITION BITS
%
%
%
%
%

```

0P632:

```

16C4 2809 0C4D 8B70 C0FC
16C5 86FC 00C0 CF70 0080
16C6 4809 2C56 C000 C0F0
16C7 51C0 00C0 0000 C060
16C8 4809 CF41 CF70 00F0
16C9 0000 0000 0030 0030
16CA 4809 0F45 0B30 C0FC
16CB 51C0 00C0 0000 0060
16CC 2F5C 00C0 0000 C060
16CD 4809 E155 2030 00F0
16CE 00FF 0000 0000 00E0
16CF 4C60 0F00 0030 C060
16D0 4809 E0C0 0B90 00F0
16D1 200C 00C0 F000 C060
16D2 4809 E0C1 0B90 00F0
16D3 0000 0000 0030 0020
16D4 4809 C040 8030 C0FC
16D5 2F5C C0C0 0C70 0060
16D6 4809 0F00 0000 20F0
16D7 4809 0F43 801C 00F0
16D8 0000 00C0 0000 0010
16D9 4809 E0C0 8030 00F0
16DA 0000 0000 0030 0020
16DB 2F5C C0C0 0000 C060
16DC 56E0 0000 0000 0040

```

% TYPE RL LITERAL MULTIPLY

```

% R(A+1) X N = (R(A),R(A+1)), SET CC
% ISOLATE *A*
% TEMP STORAGE
% R(A+1)
% R(A+1) INTO PAR2
% (R(A+1)) INTO B
% *N* INTO A2
% (R(A+1)) X N INTO A3
% PRODUCT INTO B, MIR
% SET THE CONDITION BITS
% (R(A+1))
% REF ER1
% R(A)
% (R(A))
% (R(A))
% (R(A))
% TYPE RL LITERAL DIVIDE
% (R(A),R(A+1))/M = R(A+1), REMAINDER
% INTO R(A), SET CC AND OV
% ISOLATE *M*
% LEFT JUSTIFY DIVISOR
% (R(A)) INTO F
% P(A+1)
% F(A+1) INTO MAR2
% (R(A+1)) INTO B
% LCI % A2 = (R(A))/R(A+1)
% REF ER1
% R(A)
% REMAINDER
% QUOTIENT INTO B, MIR
% SET THE CONDITION CODE
% P(A+1)
% R(A+1) INTO MAR2
% QUOTIENT INTO R(A+1)
% SET OV BIT

```

```

B R = B; IF LCI
4 = SAR; 15 = LIT
LIT AND B = B
REGSTACK - 1 = CPCR
BHAR L = BR1
COMP 8 = SAR
BHAR + 1 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
A3 AND LIT = A2
15 = LIT
MULT - 1 = CPCR
A3 = B, MIR
SETCCA - 1 = CPCR
A3 L = B
COMP 16 = SAR
B R = MIR
EOUTPUT - 1 = CPCR
ASR
BHAR R = MAR2
8 = SAR
A3 R = MIR
16 = SAR
EOUTPUT - 1 = MPCR
OPCODE - 1 = MPCR

```

0P633:

```

16DD 4809 2C55 0B00 00F0
16DE 00FC C0C0 00C0 00AC
16DF 4809 0C41 0030 00F0
16E0 4809 E0C0 8000 00FC
16E1 5000 0000 0000 00C0
16E2 4809 2C55 C0A0 00FC
16E3 51C0 00C0 0000 C06C
16E4 4809 0F41 0C20 00F0
16E5 0000 0000 0030 0030
16E6 2F3C 00C0 0000 0060
16E7 4809 C041 2030 00F0
16E8 0000 0000 0000 002C
16E9 4809 0F46 0B90 00FC
16EA 51C0 00C0 0000 0060
16EB 4809 0000 0000 0060
16EC 2F30 00C0 0000 0060
16ED 49C9 C05C 2030 00F0
16EE 2400 0000 0030 C060
16EF 4809 0000 0030 20F0
16F0 4809 0F43 801C 00F0
16F1 4809 C000 0030 00FC
16F2 2F50 00C0 0000 0060
16F3 4809 E0C0 0B90 00FC
16F4 200C 0000 0000 0060
16F5 4809 0F45 0B90 00F0
16F6 51C0 00C0 0030 C060
16F7 2F50 C000 C070 C060
16F8 5050 00C0 0000 C060

```

```

LIT AND B = B
15 = LIT; COMP 16 = SAR
B L = MIR
A3 R = B
4 = SAR
LIT AND B = E
REGSTACK - 1 = CPCR
BHAR L = BR1
COMP 8 = SAR
EINPUT - 1 = CPCR
R L = A2
COMP 16 = SAR
BHAR + 1 = B
REGSTACK - 1 = CPCR
EINPUT - 1 = CPCR
A2 OR B = A2,8MI; SET LCI
DIV - 1 = CPCR
ASR
BHAR R = MAR2
8 = SAR
A2 = MIR
EOUTPUT - 1 = CPCR
A3 = B, MIR
SETCCA - 1 = CPCR
BHAR + 1 = B
REGSTACK - 1 = CPCR
EOUTPUT - 1 = CPCR
CLEAROV - 1 = CPCR

```

```

16F9 56EC 00C0 C000 0040
16FA 5F9C 00C0 C000 0060
16FB 4809 C640 0040 C060
16FC 2C70 00C0 C000 00C0
16FD 4809 00C0 0000 00F0
16FE 4824 00C0 0C70 C0F0
16FF 3000 00C0 0000 0040
1700 3000 00C0 0000 0040
1701 3000 00C0 0070 0040
1702 2080 0000 0000 C040

1703 4849 C000 C0C0 C0C0
1704 5700 00C0 0070 C060
1705 4809 0C41 0C10 C0F0
1706 0000 00C0 0C00 0030
1707 50E0 00C0 0C00 0060
1708 4809 0C41 0030 00F0
1709 0000 00C0 0070 0020
170A 4809 0C00 0000 C0F0
170B 22E0 0000 C000 C060
170C 4809 0C41 2070 00F0
170D 0000 00C0 0C00 0020
170E 3000 00C0 0070 00F0
170F 2090 00C0 0C70 C040
1710 4809 0C40 8000 00F0
1711 0000 00C0 0070 C030
1712 4809 0C41 0800 00F0
1713 0000 00C0 0000 C020
1714 4849 0C5E 0C80 00F0
1715 78C9 0000 0C00 00F0
1716 1E70 0000 0C00 C060
1717 4F10 00C0 0C00 0060
1718 4809 00C0 0070 C0F0
1719 4809 0C40 8030 00F0
171A 0000 00C0 0C00 0020
171B 2F50 00C0 0C70 C060
171C 2000 00C0 0000 0060
171D 66E0 00C0 0C00 0040
171E 4809 0C41 0870 40F0
171F 0000 00C0 0000 C030
1720 4809 0C40 8000 C0C0
1721 7130 00C0 C000 0050

1722 5F9C 00C0 0C70 0060
1723 4809 0C40 0C40 C0F0
1724 20A0 00C0 0C00 C0C0
1725 4809 00C0 0C00 C0F0
1726 4824 00C0 0000 C0F0
1727 3000 00C0 0070 C040
1728 3000 00C0 0000 0040
1729 3000 00C0 0000 C040

```

OPCODE - 1 = MPCR

OPCODE64: XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP64F - 1 = AMPCR
STEP
EXEC

OP64F: FAULT - 1 = MPCR
FAULT - 1 = MPCR
FAULT - 1 = MPCR
OP643 - 1 = MPCR

OP643: SET LC2
RXMFIELD - 1 = CPCR
B L = BR2
COMP 0 = SAR
EMULIN - 1 = CPCR
B L = MIR
COMP 16 = SAR
A3 = B
CONTENSPA - 1 = CPCR
B L = A2, BMT
COMP 16 = SAR
LS643 - 1 = MPCR
B R = B
24 = SAR
B L = B
COMP 16 = SAR
A2 - B = MIR; SET LC2
IF AOV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
PMI
B R = B, MIR
16 = SAR
EOUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR
R L = B, CSAR
COMP 0 = SAR
B R = B
C643 - 1 = MPCR

OPCODE65: XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
CP65F - 1 = AMPCR
STEP
EXEC

OP65F: FAULT - 1 = MPCR
FAULT - 1 = MPCR
FAULT - 1 = MPCR

C748C00 D
07499C00 C
0750C000 D
07501C00 D
07502C00 D
07503C00 D
07504C00 D
07505C00 D
07506C00 D
07507C00 D
07508C00 D
07509C00 D
07510C00 D
07511C00 D
07512C00 D
07513C00 D
07514C00 D
07515C00 D
07516C00 D
07517C00 D
07518C00 D
07519C00 D
07520C00 D
07521C00 D
07522C00 D
07523C00 D
07524C00 D
07525C00 D
07526C00 D
07527C00 D
07528C00 D
07529C00 D
07530C00 D
07531C00 D
07532C00 D
07533C00 D
07534C00 D
07535C00 D
07536C00 D
07537C00 D
07538C00 D
07539C00 D
07540C00 D
07541C00 D
07542C00 D
07543C00 D
07544C00 D
07545C00 D
07546C00 D
07547C00 D
07548C00 D
07549C00 D
07550C00 D
07551C00 D
07552C00 D
07553C00 D
07554C00 D
07555C00 D
07556C00 D
07557C00 D

%
%
% *F* INTO A2

%
%
% RX TYPE BYTE SUBTRACT
% (RCA) - (Y) BYTE INTO R(A)
% SET (C), CARRY, AND OV BITS
% BYTE OPERATION FLAG FOR RXMFIELD
% Y INTO B

%
%
% (Y) INTO B

%
%
% (R(A)) INTO E
% (R(A)) INTO R'S WORD OF A2
% GET HS BYTE OF (Y)

%
%
% WRITE NEW (RCA)

%
%
% LS BYTE ISOLATED INTO B

%
%
% *F* INTO A2

%
%

%

172A 2080 C0C0 0000 C040

```

1726 4849 0003 0000 00F0
172C 5700 0000 0000 0060
172D 4809 0C41 0010 00F0
172E 000C 0003 0030 0030
172F 50EC 0000 0000 0060
1730 4809 0C41 0030 00F0
1731 000C 0000 0000 0020
1732 4809 0000 0000 0060
1733 22B0 0000 0000 0060
1734 4809 0C41 2050 00F0
1735 0000 0000 0000 0020
1736 3808 0000 0000 00F0
1737 200C 0000 0000 0040
1738 4809 0C41 8800 00F0
1739 0000 0000 0000 0030
173A 4809 0C41 0000 00F0
173B 0000 0000 0000 0020
173C 4809 0C41 0000 00F0
173D 7809 0000 0000 00F0
173E 1E70 0000 0000 0060
173F 4F10 0003 0000 0060
1740 4809 0003 0000 00C0
1741 4809 0C41 0000 00F0
1742 0000 0000 0000 0020
1743 2F50 0000 0000 0060
1744 200C 0000 0000 0060
1745 56EC 0000 0000 0040
1746 4809 0C41 0800 40F0
1747 0000 0000 0000 0030
1748 4809 0C41 8800 00F0
1749 7380 0000 0000 0050

```

0P653:

0P653 - 1 = MPCR

```

*
*
* TX TYPE RX EYE ADD
* (R(A)) + (Y) BYTE INTO R(A)
* SET CC, CARRY, AND OV BITS
* RXMFIELD BYTE FLAG
* Y INTO B

SET LC2
RXMFIELD - 1 = CFGR
P L = BR2
COMP 8 = SAR
EMULIN - 1 = CPCR
B L = MIR = SAR
COMP 16 = SAR
A3 = B
CONTENTISRA - 1 = CPCR * (R(A)) INTO E
B L = A2, BMI
COMP 16 = SAR
IF LC2 THEN STEP ELSE SKIP
L5653 - 1 = MPCR
B R = B
24 = SAR
B L = B

```

C653:

* ISOLATE MS BYTE OF (Y)

```

COMP 16 = SAR
A2 + B = MIR
IF ADV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
B R = B, MIR
16 = SAR
EDUTPUT - 1 = CPCR
SETCCA - 1 = CPCR
OPCODE - 1 = MPCR
B L = B, CSAR
COMP 8 = SAR
B R = B
C653 - 1 = MPCR

```

L5653:

* SET THE CONDITION BITS
* GET LS BYTE OF (Y)

```

OPCODE66: XFCODE - 1 = CPCR
A2 + AMPCR = AMPCR
OP66F - 1 = AMPCR
EXEC

```

0P66F:

```

FAULT - 1 = MPCR
FAULT - 1 = MPCR
FAULT - 1 = MPCR
OP663 - 1 = MPCR

```

0P663:

```

SET LC2
RXMFIELD - 1 = CFGR
P L = DR2
COMP 8 = SAR
EMULIN - 1 = CPCR
B L = MIR
COMP 16 = SAR
A3 = B

```

* RX TYPE EYE COMPARE, (R(A)):(Y) BYTE
* SET CC, CARRY, AND OV BITS
* EYE OPERATION FLAG FOR TXMFIELD
* Y INTO B

* (Y) INTO B

```

07558000 0
07559000 C
07560000 D
07561000 C
07562000 D
07563000 D
07564000 D
07565000 D
07566000 D
07567000 D
07568000 D
07569000 D
07570000 D
07571000 D
07572000 D
07573000 D
07574000 C
07575000 C
07576000 D
07577000 C
07578000 D
07579000 D
07580000 D
07581000 D
07582000 D
07583000 D
07584000 E
07585000 D
07586000 D
07587000 D
07588000 D
07589000 D
07590000 D
07591000 D
07592000 D
07593000 D
07594000 D
07595000 D
07596000 D
07597000 D
07598000 D
07599000 C
07600000 C
07601000 D
07602000 D
07603000 D
07604000 D
07605000 D
07606000 D
07607000 D
07608000 D
07609000 D
07610000 D
07611000 D
07612000 D
07613000 D
07614000 D
07615000 D
07616000 D
07617000 D

```

```

1758 228C 0C00 0000 006C
1759 4809 0C41 203C 00F0
175D 000C 0000 000C 0020
175E 380B 0000 0000 00F0
175F 2CFC 0000 000C 0040
1760 4809 0C40 8B0C 00F0
1761 000C 0000 0000 0030
1762 4809 0C41 1B7C 00F0
1763 0000 0000 0000 0020
1764 4849 CC5E 0030 00F0
1765 78C9 0000 0000 00F0
1766 1E70 0000 0000 0060
1767 4F1C 0000 0000 0060
1768 4809 E0F0 0000 00F0
1769 2C00 0000 007C 0060
176A 56EC 0000 0030 0040
176B 4809 0C41 0030 40F0
176C 0000 0000 007C 0030
176D 4809 0C40 9B3C 00F0
176E 763C 0000 0000 0050

176F 5F90 00F0 007C 0060
1770 4809 C640 0040 00F0
1771 2100 0000 0030 00C0
1772 4809 0000 007C 00F0
1773 4824 0000 0030 00F0

1774 4E5C 0000 0000 0040
1775 4E50 0000 0000 0040
1776 4E50 0000 0000 0040
1777 2110 0000 0030 0040

1778 4849 0000 0000 00F0
1779 570C 0000 0000 0060
177A 4809 0C41 0010 00F0
177B 0000 0000 0000 0030
177C 50E0 0000 0000 0060
177D 4809 0C41 0030 00F0
177E 0000 0000 0000 0020
177F 4809 E000 0000 00F0
1780 228C 0000 007C 0060
1781 4809 0C41 2070 00F0
1782 0000 0000 0000 0020
1783 380B 0000 0000 00F0
1784 212C 0000 0030 0040
1785 4809 0C40 9B00 00F0
1786 0000 0000 0000 0030
1787 4809 0C41 1B00 00F0
1788 0000 0000 0000 0020
1789 4849 CC5E 0030 00F0
178A 78C9 0000 0000 00F0
178B 1E70 0000 0000 0060
178C 4F1C 0000 0000 0060
178D 4809 E000 0000 00F0
178E 200C 0000 0000 0060

CONTENTSRA - 1 = CPCR
B L = A2, BMI
COMP 16 = SAR
IF LC2 THEN STEP ELSE SKIP
LS663 - 1 = MPCR
B R = B
24 = SAR
B L = B, A3
COMP 16 = SAR
A2 - B = MIR, SET LC2
IF AOV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
A3 = B
SETCC - 1 = CPCR
OPCODE - 1 = MPCR
B L = B, CSAR
COMP 8 = SAR
B R = B, A3
C663 - 1 = MPCR

C663:
LS663:
OPCODE67: XFCODE - 1 = CFCR
A2 + AMPCR = AMPCR
OP67F - 1 = AMPCR
STEP
EXEC
OP67F: NOTIMP - 1 = MPCR
NOTIMP - 1 = MPCR
NOTIMP - 1 = MPCR
OP673 - 1 = MPCR

OP673:
SET LC2
RXHFIELO - 1 = CFCR
B L = BR2
COMP 8 = SAR
EMULIN - 1 = CPCR
B L = MIR
COMP 16 = SAR
A3 = B
CONTENTSRA - 1 = CFCR
B L = A2, BMI
COMP 16 = SAR
IF LC2 THEN STEP ELSE SKIP
B R = B
24 = SAR
B L = B, A3
COMP 16 = SAR
A2 - B = MIR, SET LC2
IF AOV THEN SET LC1
CARRY - 1 = CPCR
CHECKOV - 1 = CPCR
A3 = B
SETCC - 1 = CPCR

% MS (Y) BYTE INTO MSW OF L, A3
% RESTORE (Y) INTO B
% SET THE CONDITION BITS
% TYPE RX BYTE COMPARE AND INDEX BY 1
% (R(A)): (Y) BYTE, C(R(H))+1 INTO R(H)
% SET (C), CARRY, AND OV BIT
% BYTE OPERATION FLAG FOR RXHFIELO
% Y INTO B
% (Y) INTO B
% (R(A)) INTO B
% (R(A)) INTO MS WORD OF A2
% MS (Y) BYTE INTO MS WORD OF B

```

```

07618100 D
07619000 D
07620000 D
07621000 D
07622000 D
07623000 D
07624000 D
07625000 D
07626000 D
07627000 D
07628000 D
07629000 D
07630000 D
07631000 D
07632000 D
07633000 D
07634000 D
07635000 C
07636000 D
07637000 D
07638000 D
07639000 D
07640000 D
07641000 D
07642000 D
07643000 D
07644000 D
07645000 D
07646000 D
07647000 D
07648000 D
07649000 D
07650000 D
07651000 D
07652000 D
07653000 C
07654000 D
07655000 D
07656000 D
07657000 D
07658000 D
07659000 D
07660000 D
07661000 D
07662000 D
07663000 D
07664000 D
07665000 D
07666000 D
07667000 D
07668000 D
07669000 D
07670000 D
07671000 D
07672000 D
07673000 C
07674000 D
07675000 D
07676000 D
07677000 D

```

```

178F 2380 C0C0 C000 C06C
1790 4809 0C48 0C50 C0F0
1791 2F5C 0003 0030 0060
1792 56E0 0003 0000 C040
1793 4809 0C41 0B0C 40FC
1794 000C 000C C00C C030
1795 4809 0C40 5B3C 00F0
1796 788C 0003 0000 C050

1797 4E5C 0C00 0000 C04C
1798 4E5C 0003 0000 C040
1799 4E5C 0000 0000 C040
179A 4E50 C0C0 000C 0040
179B 4E50 0000 0000 C040
179C 4E50 0000 000C C040
179D 4E50 0000 0000 C040
179E 300C C000 000C C040
179F 0000 0000 0000 C040
1784 792C 0C00 0000 C05C
1777 777C 0000 0000 C050
1771 773C 0003 0000 C00C
175F 76AC 0003 0000 C05C
1752 7520 C0C3 0000 C050
174C 74E0 0000 000C C00C
1737 745C 0000 0000 C050
172A 72AC 0000 0000 C050
1724 726C 0000 0000 C000
170F 710C 0003 0000 C050
1702 702C 0000 0000 C050
16FC 6FE0 0003 0000 C00C
16AD 50CC 0000 0000 C050
16AC 5030 C0C3 0000 C050
16AB 5860 C0C3 0000 C050
16AA 640C 0000 0000 C050
16A7 6A9C C0C3 0000 C000
1648 6850 0003 0000 C050
1647 576C 0000 0000 C050
1646 657C 0003 0000 C050
1645 648C 0000 0000 C050
1642 549C 0000 0000 C000
15DA 623C C0C0 0000 C050
15D9 6020 0003 0000 C050
15D8 5EEC 0003 0000 C050

```

```

CONTENTSM - 1 = CPCR
D + 1 = MIR
EQUIPUT - 1 = CPCR
OPCODE - 1 = MPCR
L673: B L = B, CSAR
      COMP 0 = SAR
      B R = B, AS
      C673 - 1 = MPCR

OPCODE70: NOTIMP - 1 = MPCR
OPCODE71: NOTIMP - 1 = MPCR
OPCODE72: NOTIMP - 1 = MPCR
OPCODE73: NOTIMP - 1 = MPCR
OPCODE74: NOTIMP - 1 = MPCR
OPCODE75: NOTIMP - 1 = MPCR
OPCODE76: NOTIMP - 1 = MPCR
OPCODE77: FAULT - 1 = MPCR
      END
      1END

```

```

07678000 D
07679000 C
07681000 L
07681000 D
07682000 D
07683000 C
07684000 D
07685000 D
07686000 D
07687000 C
07688000 C
07689000 D
07690000 D
07691000 D
07692000 D
07693000 D
07694000 D
07695000 D
07696000 U
07697000 D
07698000 D
07699000 D
07700000 D
07701000 D
07702000 D
07703000 D
07704000 D
07705000 D
07706000 D
07707000 D
07708000 D
07709000 D
07710000 D
07711000 D
07712000 U

```

1507 50A0 0000 0000 0050
1504 5060 0000 0000 0000
1573 5A4C 0000 0000 0050
1572 58FC 0000 0000 0050
1571 5790 0000 0000 0050
1570 5730 0000 0000 0050
1560 56FC 0000 0000 0000
1520 5520 0000 0000 0050
152B 53E0 0000 0000 0050
152A 5200 0000 0000 0050
1527 5290 0000 0000 0000
14F5 50FC 0000 0000 0050
14F3 5060 0000 0000 0050
14F2 4F50 0000 0000 0050
14EF 4F10 0000 0000 0000
1492 4040 0000 0000 0050
1481 4050 0000 0000 0050
1480 40E0 0000 0000 0050
14AF 4820 0000 0000 0050
14AC 4AEC 0000 0000 0000
1470 4950 0000 0000 0050
146F 4820 0000 0000 0050
146E 4700 0000 0000 0050
1460 4700 0000 0000 0050
146A 4600 0000 0000 0000
1436 4560 0000 0000 0050
1435 4450 0000 0000 0050
1434 4400 0000 0000 0050
1433 4360 0000 0000 0050
1430 4320 0000 0000 0000
13FF 41FC 0000 0000 0050
13FE 40FC 0000 0000 0050
13FD 4090 0000 0000 0050
13FC 3FF0 0000 0000 0050
13F9 3F80 0000 0000 0000
13B2 3E60 0000 0000 0050
13B1 3000 0000 0000 0050
1300 3820 0000 0000 0050
13AC 3AEC 0000 0000 0000
1371 3960 0000 0000 0050
1370 3800 0000 0000 0050
136E 3710 0000 0000 0050
136B 3600 0000 0000 0000
1328 3530 0000 0000 0050
132A 3300 0000 0000 0050
1329 3380 0000 0000 0050
1328 3280 0000 0000 0050
1325 3270 0000 0000 0000
12FA 3180 0000 0000 0050
12F9 3050 0000 0000 0050
12F7 2FAC 0000 0000 0050
12F4 2F60 0000 0000 0000
12F1 2F10 0000 0000 0050
12EE 2F10 0000 0000 0050
12E8 2F10 0000 0000 0050
12E5 2F10 0000 0000 0050
12E0 2F10 0000 0000 0050
1200 2F10 0000 0000 0050
120C 2F10 0000 0000 0050
1207 2F10 0000 0000 0050

CF20 F300 0100 0000 0000 0000
CF2A F200 0000 0000 0000 0000
CFDE F150 0000 0000 0000 0000
CFDD FFD0 0000 0000 0000 0000
CFDC FE00 0000 0000 0000 0000
CFDB E0C0 0000 0000 0000 0000
CF5E EAD0 0000 0000 0000 0000
CF5C E050 0000 0000 0000 0000
CF5B E5E0 0000 0000 0000 0000
CF58 E5A0 0000 0000 0000 0000
CF50 E410 0000 0000 0000 0000
CF5F E270 0000 0000 0000 0000
CF5E E120 0000 0000 0000 0000
CF5D E000 0000 0000 0000 0000
CF5A DF00 0000 0000 0000 0000
CF79 3C00 0000 0000 0000 0000
CF77 DA10 0000 0000 0000 0000
CF76 D790 0000 0000 0000 0000
CF73 D750 0000 0000 0000 0000
CF19 D5C0 0000 0000 0000 0000
CF18 D420 0000 0000 0000 0000
CF17 D280 0000 0000 0000 0000
CF16 D190 0000 0000 0000 0000
CF13 D150 0000 0000 0000 0000
CFBF D0AC 0000 0000 0000 0000
CFBE CE30 0000 0000 0000 0000
CFBD D0D0 0000 0000 0000 0000
CFBC D8FC 0000 0000 0000 0000
CFB9 CB80 0000 0000 0000 0000
CF32 C980 0000 0000 0000 0000
CF31 C710 0000 0000 0000 0000
CF30 C560 0000 0000 0000 0000
CF2F C320 0000 0000 0000 0000
CF2C C2E0 0000 0000 0000 0000
CFD5 C1D0 0000 0000 0000 0000
CFD4 BF90 0000 0000 0000 0000
CFD3 BE90 0000 0000 0000 0000
CFD2 BD50 0000 0000 0000 0000
CFCE BD10 0000 0000 0000 0000
CF5C BC60 0000 0000 0000 0000
CF57 BA30 0000 0000 0000 0000
CF54 BAA0 0000 0000 0000 0000
CF53 B820 0000 0000 0000 0000
CF51 B640 0000 0000 0000 0000
CF5E B600 0000 0000 0000 0000
CF59 B380 0000 0000 0000 0000
CF58 B0C0 0000 0000 0000 0000
CF56 AE90 0000 0000 0000 0000
CF53 AE50 0000 0000 0000 0000
CF72 ACAD 0000 0000 0000 0000
CF71 AA30 0000 0000 0000 0000
CF70 A910 0000 0000 0000 0000
CF66 A720 0000 0000 0000 0000
CF65 A6E0 0000 0000 0000 0000
CF1F A5DF 0000 0000 0000 0000
CF1E A3DC 0000 0000 0000 0000
CF1D A360 0000 0000 0000 0000
CF1C A1F0 0000 0000 0000 0000

0A19 A1BC 0000 0000 0000
 0A00 A12C 0000 0000 0040
 0A05 A00C 0000 0000 0040
 0900 9F9C 0000 0000 0040
 090C 9E7C 0000 0000 0040
 09DA 909C 0000 0000 0040
 0907 909C 0000 0000 0000
 0998 99EC 0000 0000 0040
 098B 902C 0000 0000 0040
 0989 9A4C 0000 0000 0040
 0998 9A8C 0000 0000 0040
 0985 987C 0000 0000 0040
 0962 97FC 0000 0000 0040
 0960 970C 0000 0000 0040
 095F 962C 0000 0000 0040
 095C 95EC 0000 0000 0000
 0934 957C 0000 0000 0040
 0932 942C 0000 0000 0040
 0931 934C 0000 0000 0040
 092E 930C 0000 0000 0000
 090B 90FC 0000 0000 0040
 0909 908C 0000 0000 0040
 0900 90FF 0000 0000 0040
 08FE 90F0 0000 0000 0040
 08A7 8A8C 0000 0000 0040
 088E 8ECC 0000 0000 0040
 088D 8D8C 0000 0000 0040
 088C 8C8C 0000 0000 0040
 088B 8B8C 0000 0000 0040
 0888 88AC 0000 0000 0000
 0890 816C 0000 0000 0040
 087D 880C 0000 0000 0040
 087A 87CC 0000 0000 0000
 07FF 842C 0000 0000 0040
 07FE 82CC 0000 0000 0040
 07FD 822C 0000 0000 0040
 07FB 812C 0000 0000 0040
 07FA 809C 0000 0000 0040
 07F9 7EFC 0000 0000 0040
 07F3 7F8C 0000 0000 0000
 07EF 951C 0000 0000 0040
 07EC 7EFC 0000 0000 0040
 07E9 7E8C 0000 0000 0000
 0771 777C 0000 0000 0040
 0765 771C 0000 0000 0040
 073E 700C 0000 0000 0040
 073D 7C3C 0000 0000 0040
 073C 7B6C 0000 0000 0040
 073B 7A9C 0000 0000 0040
 0739 7A3C 0000 0000 0040
 0738 788C 0000 0000 0040
 0737 77FC 0000 0000 0040
 0735 750C 0000 0000 0040
 0734 74FC 0000 0000 0040
 0733 73EC 0000 0000 0040
 072D 732C 0000 0000 0000
 0724 7E3C 0000 0000 0040
 0722 7D0C 0000 0000 0040
 0721 724C 0000 0000 0040
 071E 720C 0000 0000 0000

06DD 7000 0000 0000 0040
06DE 6F80 0000 0000 0040
06DF 6E9C 0000 0000 0040
06DA 600C 0000 0000 0040
06D7 509C 0000 0000 000C
06C4 6C40 0000 0000 0040
06BE 6C00 0000 0000 0000
06B8 750C 0000 0000 0050
06BA 79CC 0000 0000 0050
06B9 7980 0000 0000 0050
06B8 79A0 0000 0000 0050
06B7 799C 0000 0000 0050
0636 7980 0000 0000 0050
06B5 797C 0000 0000 0050
06B4 796C 0000 0000 0050
06B3 78EC 0000 0000 0050
06B2 749C 0000 0000 0050
06B1 721C 0000 0000 0050
06B0 6F9C 0000 0000 0050
06AF 6A40 0000 0000 0050
06AE 63F0 0000 0000 0050
06AD 5010 0000 0000 0050
06AC 56AC 0000 0000 0050
06AB 569C 0000 0000 0050
06AA 568C 0000 0000 0050
06A9 524C 0000 0000 0050
06A8 4E00 0000 0000 0050
06A7 4E8C 0000 0000 0050
06A6 4EAD 0000 0000 0050
06A5 4E90 0000 0000 0050
06A4 4E8C 0000 0000 0050
06A3 4A9C 0000 0000 0050
06A2 467C 0000 0000 0050
06A1 420C 0000 0000 0050
06A0 3F6C 0000 0000 0050
069F 3A9C 0000 0000 0050
069E 368C 0000 0000 0050
069D 3220 0000 0000 0050
069C 2A50 0000 0000 0050
069B 2A8C 0000 0000 0050
069A 2A3C 0000 0000 0050
0699 238C 0000 0000 0050
0698 1E2C 0000 0000 0050
0697 171C 0000 0000 0050
0696 133C 0000 0000 0050
0695 0F50 0000 0000 0050
0694 0B7C 0000 0000 0050
0693 06EC 0000 0000 0050
0692 0830 0000 0000 0040
0691 027C 0000 0000 0040
0690 0D50 0000 0000 0040
068F 055C 0000 0000 0040
068E 0F7C 0000 0000 0040
068D 0700 0000 0000 0040
068C 0100 0000 0000 0040
068B 086C 0000 0000 0040
068A 0290 0000 0000 0040
0689 0C0C 0000 0000 0040
0688 0580 0000 0000 0040
0687 0E0C 0000 0000 0040

046F 46F0 0000 0000 0040
0460 5100 0000 0000 0060
0469 46FF 0000 0000 0040
0467 5100 0000 0000 0060
0464 46FF 0000 0000 0040
0462 5100 0000 0000 0060
045F 4780 0000 0000 0040
0450 50EC 0000 0000 0060
0458 4690 0000 0000 0040
0457 4680 0000 0000 0040
0456 45F0 0000 0000 0040
0455 4580 0000 0000 0040
0452 4540 0000 0000 0040
044A 50E0 0000 0000 0060
0444 4480 0000 0000 0040
0442 5100 0000 0000 0060
043E 4440 0000 0000 0040
043C 4440 0000 0000 0040
043A 5100 0000 0000 0060
0436 50EC 0000 0000 0040
0431 43E0 0000 0000 0040
042F 4370 0000 0000 0040
042E 4310 0000 0000 0040
0428 4200 0000 0000 0040
0425 44CE 0000 0000 0040
0424 4250 0000 0000 0040
041F 60E0 0000 0000 0060
0416 4160 0000 0000 0040
0415 6330 0000 0000 0060
0410 4160 0000 0000 0040
0406 6330 0000 0000 0060
03F0 66E0 0000 0000 0040
03E3 3F70 0000 0000 0060
03D5 66E0 0000 0000 0040
03C8 3F70 0000 0000 0060
03BE 4E50 0000 0000 0040
03BD 30CC 0000 0000 0040
039C 30EC 0000 0000 0040
03B9 38BC 0000 0000 0040
03AC 66E0 0000 0000 0040
03A2 3F70 0000 0000 0060
038E 66E0 0000 0000 0040
0383 3F70 0000 0000 0060
0376 4E50 0000 0000 0040
0375 3990 0000 0000 0040
0374 3760 0000 0000 0040
0371 3730 0000 0000 0040
035E 3620 0000 0000 0040
0357 51E0 0000 0000 0060
0350 50E0 0000 0000 0060
0348 61E0 0000 0000 0060
0340 50E0 0000 0000 0060
0310 61EC 0000 0000 0060
0314 60E0 0000 0000 0060
030F 60E0 0000 0000 0060
0305 50FC 0000 0000 0040
0301 58DC 0000 0000 0060
02F0 2F30 0000 0000 0060
02EC 2F30 0000 0000 0060

02E9 2F30 00C3 0000 0060
02E6 2F30 00C3 0000 0060
02E3 2F30 00C3 0000 0060
02E0 2F30 00C3 0000 0060
02D0 5E5C 00C3 0000 0060
02DC 5E5C 00C3 0000 0060
02DB 5E5C 00C3 0000 0060
02DA 5E5C 00C3 0000 0060
02D8 5E5C 00C3 0000 0060
02D5 5E5C 00C3 0000 0060
02D2 5E5C 00C3 0000 0060
02BA 2F50 00C3 0000 0060
02B1 2F50 00C3 0000 0060
029C 2F30 00C3 0000 0060
0294 2F50 00C3 0000 0060
028F 2F50 00C3 0000 0060
028C 2F5C 00C3 0000 0060
0289 2F5C 00C3 0000 0060
0286 2F5C 00C3 0000 0060
0283 2F5C 00C3 0000 0060
0261 266C 00C3 0000 0040
025E 261C 00C3 0000 0040
0255 270C 00C3 0000 0040
024D 4E8C 00C3 0000 0040
023D 2F30 00C3 0000 0060
023C 510C 00C3 0000 0060
0236 2F30 00C3 0000 0060
0230 510C 00C3 0000 0060
0216 216F 00C3 0000 0040
0215 21F0 00C3 0000 0040
0213 21B0 00C3 0000 0040
0200 216C 00C3 0000 0040
020C 21F0 00C3 0000 0040
0209 21F0 00C3 0000 0040
0208 216C 00C3 0000 0040
0205 2090 00C3 0000 0040
0203 219C 00C3 0000 0040
01FB 2F5C 00C3 0000 0060
01EA 1EAO 00C3 0000 0040
01E9 1EFC 00C3 0000 0040
01E1 56EC 00C3 0000 0040
01DA 66EP 00C3 0000 0040
01B5 1B40 00C3 0000 0040
019F 1A4C 00C3 0000 0040
0161 27EC 00C3 0000 0060
013C 148C 00C3 0000 0060
0124 169C 00C3 0000 0040
010C 144C 00C3 0000 0060
00F7 0FB0 00C3 0000 0040
00E2 0F8C 00C3 0000 0040
00ED 0F7C 00C3 0000 0040
00EC 0F2C 00C3 0000 0040
00E9 0E00 00C3 0000 0040
00B5 0B7C 00C3 0000 0040
0092 096C 00C3 0000 0040
0077 079C 00C3 0000 0060
006E 0790 00C3 0000 0060

CC6C 0830 C0C0 00C0 0060
 CC66 081C 0000 0C00 C060
 CC5B 097C 00C0 0C00 006C
 CC5A 087C 00C0 0C00 0060
 CC59 058C 00C0 0C00 0040
 CC51 5CFC 00C0 0000 0040
 CC50 081C 00C0 0C00 0060
 CC49 051C 00C0 0C00 0060
 CC46 05EC 00C0 0000 0040
 CC42 051C 00C0 0000 0060
 CC41 0460 C0C0 0C00 0060
 CC36 060C 00C0 0000 0040
 CC35 1540 0000 0000 004C
 CC32 1000 C0C0 0C00 0040
 CC2F 181C 00C0 0000 0040
 CC2C 18FC 00C0 0C00 0040
 CC29 1A0C 00C0 0C00 004C
 CC26 162C 00C0 0C00 004C
 CC23 1790 00C0 0000 004C
 CC20 036C C0C0 0C00 0040
 CC1D 08F0 C0C0 0C00 0040
 CC1A 048C C0C0 0C00 0040
 CC14 048E 00C0 0C00 0040
 CC11 000C 00C0 0C00 0040
 CC0A 046C 00C0 0000 0060
 CC07 0600 0000 0C00 0040
 C ERRORS. 7714 CARDS. 36055 TOKENS. 65156 RULES. 5275 SECONDS.
 C WARNINGS. 7714 CARDS. 272 DISK SECTORS.

BIBLIOGRAPHY

1. Air Force Avionics Lab, Wright-Patterson AFB, Ohio, AFAL-TR-74-180, A Stack Machine Emulation, Anderson, C. M., January 1975.
2. Agrawala, A. K. and Rausher, T. G., "Microprogramming: Perspective and Status," IEEE Trans, C23, p. 817-37, August 1974.
3. Burkhard, W. A., "Flexible Computer Architectures for Research and Development," Computer Conference, Fall 1976.
4. Burroughs Corporation Report 64116, Emulation Facility, by Advanced Design Organization, Paoli, Pa., 28 June 1971.
5. Burroughs Corporation Report TR70-2, The Interpreter, by R. L. Davis, 16 February 1970.
6. Burroughs Corporation Report TR70-8, Microprogramming Manual for the Interpreter Based Systems, by Advanced Design Organization, Paoli, Pa., November 1970.
7. Burroughs Corporation Report 66143, Algol Reference Manual for the Interpreter Based System, by Advanced Design Organization, Paoli, Pa., 15 June 1975.
8. Computer Sciences Corporation, A Cost-Effective Emulation Approach for U. S. Army Telecommunications, by J. W. Carroll, p. 1-13.
9. Naval Electronics Laboratory Center and M. I. T. Sloan School of Management, Facilities Orientation Report, Volume 1, A Survey of the Navy Tactical Computer Applications and Executives, by Professors S. E. Madnick and J. D. Detreville, October 1975.

10. Haggerty, J. M. and Hartling, J. M., Emulation of the AN/UYK-7 Tactical Data Computer on the Burroughs D-Machine, Masters Thesis, Naval Postgraduate School, Monterey, California, December 1976.
11. Husson, S. S., Microprogramming: Principles and Practices, Prentice-Hall, Inc., 1970.
12. Jones, L., "Instruction Sequencing in Microprogrammed Computers," Proceedings NCC, 44, p. 91-8, 1975.
13. Lichstein, H. A., "When Should You Emulate?," Datamation, 15, p. 205-10, November 1969.
14. Mallach, E. G., "Emulator Architecture," Computer, p. 24-32, August 1975.
15. Mercer, R. J., "Microprogramming," Journal for the Association of Computing Machines, 4, p. 157-71, April 1957.
16. Naval Material Command UNCLASSIFIED Letter MAT 09Y:JER Serial 130 to Naval Electronic Systems Command, Subject: Standard Shipboard Tactical Digital Processors and Program Languages, 29 May 1973.
17. Reigel, E. W., Faber, U., and Fisher, D. A., "The interpreter - A microprogramming building block system," Proceedings SJCC, 40, p. 705-23, 1972.
18. Rosin, R. F., "Contemporary Concepts of Microprogramming and Emulation," Computer Surveys, 1, p. 197-212, December 1969.
19. Saal, H. J. and Schuster, L. J., On Measuring Computer Systems by Microprogramming.
20. Sperry Rand, UNIVAC, Computer Set AN/UYK20 Technical Manual Operations and Maintenance with Parts List, N 00039-73-C-0432, September 1974.
21. Sperry Rand, UNIVAC, AN/UYK-20 Computer Repertoire of Instructions, Fall 1976.

22. Sperry Rand, UNIVAC, AN/UYK-20 Technical Description, November 1976.
23. Sperry Rand, UNIVAC, User's Handbook for AN/UYK-20(V) Computer Volume 3 (Change 4), NAVEXLX 0967-LP-598-2030, April 1976.
24. Wilkes, M. B., "The Growth of Interest in Microprogramming: A Literature Survey," Computer Surveys, 1, p. 139-45, September 1969.

INITIAL DISTRIBUTION LIST

	No. Copies
1. Defense Documentation Center Cameron Station Alexandria, Virginia 22314	2
2. Library, Code 0212 Naval Postgraduate School Monterey, California 93940	2
3. Department Chairman, Code 52 Department of Computer Science Naval Postgraduate School Monterey, California 93940	1
4. LT Lyle V. Rich, SC, USN, Code 52Rs (Thesis Advisor) Department of Computer Science Naval Postgraduate School Monterey, California 93940	1
5. Asst Professor V. Michael Powers, Code 52Pw (Second Reader) Department of Computer Science Naval Postgraduate School Monterey, California 93940	1
6. Chief of Naval Material (Attn: Code 09Y) Department of the Navy Washington, D. C. 20360	1
7. Mr. J. Lynch Burroughs ADO Federal and Special Systems Group P. O. Box 517 Paoli, Pennsylvania 19301	1
8. Mr. C. Benson Naval Electronics Systems Engineering Center P. O. Box 37 San Diego, California 92138	1

9. Mr. J. Lopata 1
Burroughs Corporation
P. O. Box 517
Paoli, Pennsylvania 19301
10. Mr. J. Westergren 1
Field Engineer
Univac Computer Systems
P. O. Box 3525
St. Paul, Minnesota 55165
11. CAPT Ralph H. Anzelmo, USMC 1
15767 Edgewood Drive
Montclair Country Club Lake
Dumfries, Virginia 22026
12. LT Theodore L. Kaye, USN 1
3880 Fairview Road
Reno, Nevada 89511