

AD-A039 952

DAVID W TAYLOR NAVAL SHIP RESEARCH AND DEVELOPMENT CE--ETC F/G 13/9  
A FEASIBILITY STUDY OF THE HYBRID SIMULATION TECHNIQUE AS APPLI--ETC(U)  
APR 77 T L MORAN, J L LEWIS, W H LIVINGSTON

UNCLASSIFIED

SPD-767-01

NL

1 OF 1  
AD  
A039952



ADA 039952

A Feasibility Study of the Hybrid Simulation Technique as Applied to Large Scale Dynamics SPD-767-01

AD No. ....

DDC FILE COPY

# DAVID W. TAYLOR NAVAL SHIP RESEARCH AND DEVELOPMENT CENTER

Bethesda, Md. 20084

12  
B.S.



A FEASIBILITY STUDY OF THE HYBRID SIMULATION TECHNIQUE AS APPLIED TO LARGE SCALE CABLE DYNAMICS

by


Thomas L. Moran

Joan L. Lewis

Walter H. Livingston

Approved for Public Release: DISTRIBUTION UNLIMITED


SHIP PERFORMANCE DEPARTMENT



Apr 11 1977

SPD-767-01

**MAJOR DTNSRDC ORGANIZATIONAL COMPONENTS**



NOTES	Write Section	<input checked="" type="checkbox"/>
DCB	Duty Section	<input type="checkbox"/>
UNCLASSIFIED		<input type="checkbox"/>
JUSTIFICATION		
BY		
DISTRIBUTION/AVAILABILITY CODES		
Dist. AVAIL. and/or SPECIAL		
A		

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER SPD-767-01	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) A Feasibility Study of The Hybrid Simulation Technique as Applied to Large Scale Cable Dynamics		5. TYPE OF REPORT & PERIOD COVERED
7. AUTHOR(s) Thomas L. Moran, Joan L. Lewis, Walter H. Livingston		6. PERFORMING ORG. REPORT NUMBER
9. PERFORMING ORGANIZATION NAME AND ADDRESS David W. Taylor Naval Ship R&D Center ✓ Code 1576 Bethesda, Maryland 20084		8. CONTRACT OR GRANT NUMBER(s)
11. CONTROLLING OFFICE NAME AND ADDRESS Civil Engineering Laboratory, NCBC Port Hueneme, CA 93043		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS Program Element Task Area Work Unit No. 11576600
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)  12/66 p.		12. REPORT DATE Apr 1977
16. DISTRIBUTION STATEMENT (of this Report) Approved for Public Release: Distribution Unlimited		13. NUMBER OF PAGES 58
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		15. SECURITY CLASS. (of this report) UNCLASSIFIED
18. SUPPLEMENTARY NOTES		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE n/a
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Cable Dynamics Hybrid Simulation Component Time-Sharing		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) The development of a hybrid computer implementation for the equations of motion for an elastic cable in two dimensions is presented. The discrete element approach is used, in which the partial differential equations that represent the dynamics of the cable system are reduced to a set of 2N ordinary differential equations representing N nodes. A time share procedure is developed in which analog components are shared for different sections of the cable. The basic features of "switching" from one section to the next, and the logic that controls it, are developed using a simple second order		

DD FORM 1 JAN 73 1473

EDITION OF 1 NOV 65 IS OBSOLETE  
S/N 0102-014-6601

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

389 694

next page

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

20. cont.

→ system of two coupled equations. Then a sample cable problem (six foot buoy release using four nodes) is implemented in full on the hybrid computer, and the results are compared with solutions obtained by an all digital technique. ↗

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

TABLE OF CONTENTS

	<u>Page</u>
ABSTRACT .....	iii
ADMINISTRATIVE INFORMATION .....	iii
INTRODUCTION .....	1
BRIEF DESCRIPTION OF CABLE PROBLEM .....	1
BRIEF DESCRIPTION OF SOLUTION PROCEDURES .....	3
BRIEF DESCRIPTION OF A HYBRID PROGRAM .....	5
DEVELOPMENT OF TIME-SHARE PROCEDURE .....	7
HYBRID IMPLEMENTATION OF FOUR-NODE BUOY RELEASE .....	10
RECOMMENDATIONS .....	17
DISCUSSION OF VERSATILITY .....	19
CONCLUSIONS .....	20
APPENDIX A - Description of Analog Components .....	A1
APPENDIX B - Detailed Description of Time-Share Procedure .....	B1
APPENDIX C - Hybrid Program Listings: Analog, Digital, and HOI .....	C1

LIST OF FIGURES

	<u>Page</u>
Figure 1 - Solution to the Two Coupled Second Order Dynamic Systems Problem .....	11
Figure 2 - Geometry of Four Node Buoy Release Problem .....	12
Figure 3 - Equations of Motion for Four Node Buoy Release Problem .....	13
Figure 4 - Time History of Cable Node Displacements .....	16
Figure B1- Analog Wiring Diagram for Continuous Analog Solution of Two Coupled Second Order Dynamic Systems .	B4
Figure B2- Analog Wiring Diagram for Component Time Sharing Technique (Employing Track/Store Summers for Storage) for Solution of Two Coupled Second Order Dynamic Systems .....	B5
Figure B3- Logic Circuit for Operating Analog Circuits of Figures B1 and B2 .....	B6
Figure B4- Timing Diagram for Logic of Figure B3 .....	B7
Figure B5- Analog Wiring Diagram for A/D and D/A Time Sharing Technique for Solution of Two Coupled Second Order Dynamic Systems .....	B8

## ABSTRACT

The development of a hybrid computer implementation for the equations of motion for an elastic cable in two dimensions is presented. The discrete element approach is used, in which the partial differential equations that represent the dynamics of the cable system are reduced to a set of  $2N$  ordinary differential equations representing  $N$  nodes. A time-share procedure is developed in which analog components are shared for different sections of the cable. The basic features of "switching" from one section to the next, and the logic that controls it, are developed using a simple second order system of two coupled equations. A sample cable problem (six foot buoy using four nodes) is implemented in full on the hybrid computer, and the results are compared with solutions obtained by an all-digital technique.

## ADMINISTRATIVE INFORMATION

The work reported herein was authorized by the Naval Civil Engineering Laboratory. The work request unit was N68305-75-WR-60075. The work was carried out under work unit number 11576600.

## INTRODUCTION

Large scale cable dynamics problems, when solved on digital computers, usually run at an inordinately large ratio of required computer seconds to problem seconds. This implies costly solutions. Depending upon the degree of sophistication with which the cable dynamics are modeled, it would not be uncommon for all-digital solutions to large-scale cable dynamics problems to require several hundred computer seconds per problem second. Such ratios do not encourage design optimization studies via computer simulation.

The purpose of the study reported herein is to explore the feasibility of hybrid computation for the solution of cable dynamics problems, and to show that a hybrid implementation of cable dynamics problems avoids the penalty of long computation times. The following points are addressed in comparing the hybrid approach with the all-digital approach.

- a. The accuracies associated with each approach
- b. The costs incurred by each approach, where these costs are determined by
  - 1) The relative sizes of the programming efforts involved
  - 2) The relative speed of computation as measured by the ratio of computer time to problem time
- c. The ease with which parametric studies for design optimization purposes can be handled by each approach
- d. The implications of machine dependence incurred by each approach
- e. The ease with which, in each approach, essentially the same programming will handle different cable configurations

## BRIEF DESCRIPTION OF CABLE PROBLEM


The treatment considered in this report follows that by Ronald Lewis Webster in "An Application of the Finite Element Method to the Determination of Non-Linear Static and Dynamic Responses of Underwater Cable Structures", Cornell University Thesis. It assumes a uniform, continuous, linear, cable material with small strains, where deformation is caused by gravity plus external loads (generally fluid loading). The governing equations, in normal and tangential coordinates, are:

$$\frac{\partial T}{\partial s} = m(\dot{v}_t - v_n \dot{\phi}) + w \sin \phi - F_t$$

$$T \frac{\partial \phi}{\partial s} = m(\dot{v}_n + v_t \dot{\phi}) + w \cos \phi - F_n$$

$$\frac{\partial v_t}{\partial s} = v_n \frac{\partial \phi}{\partial s} + \frac{\dot{\phi}}{AE}$$

$$\frac{\partial v_n}{\partial s} = v_t \frac{\partial \phi}{\partial s} - \left(1 + \frac{I}{AE}\right) \dot{\phi}$$



where,

$m$  = mass per unit unstretched length

$w$  = weight per unit unstretched length in fluid medium

$s$  = unstretched length

$T$  = tension in the cable

$E$  = Young's modulus

$A$  = cross sectional area of cable

$\phi$  = angle from the horizontal

$F_{t,n}$  = external tangential, normal load per unit unstretched length

$v_{t,n}$  = tangential, normal cable velocity

To solve the equations of motion of cables, a discrete element approach is usually employed. The effects of mass, internal reactions, and external loads are lumped at a finite number of points (nodes), and the equilibrium and continuity equations are applied to these points, yielding a discrete set of equations. This is, in effect, modeling the continuous system as a set of discrete masses and massless springs. The result is a set of  $dN$  coupled differential equations, where  $N$  = number of nodes, and  $d$  = the dimensionality of the problem (two or three).

In the discrete formulation, the partial differential equations for a two dimensional problem reduce, for node  $i$ , to the following set of ordinary differential equations:

$$m_1 \ddot{x}_1 = -F_{i+}^N \sin \theta_1 - F_{i-}^N \sin \theta_1 + F_{i+}^T \cos \theta_1 + F_{i-}^T \cos \theta_{i-1}$$

$$m_1 \ddot{y}_1 = +F_{i+}^N \cos \theta_1 + F_{i-}^N \cos \theta_{i-1} + F_{i+}^T \sin \theta_1 + F_{i-}^T \sin \theta_{i-1} - w_1$$

where,

$m_i$  = mass associated with node  $i$

$w_i$  = weight associated with node  $i$

$F_{i+}^N$  = normal force on node  $i$  due to upper half-element

$F_{i-}^N$  = normal force on node  $i$  due to lower half-element


$F_{i+}^T$  = tangential force on node  $i$  due to upper half-element

$F_{i-}^T$  = tangential force on node  $i$  due to lower half-element

$L_i$  = distance between nodes  $i+1$  and  $i$  =  $[(x_{i+1} - x_i)^2 + (y_{i+1} - y_i)^2]^{1/2}$

$\sin\theta_i = (x_{i+1} - x_i)/L_i$

$\cos\theta_i = (y_{i+1} - y_i)/L_i$



The external forces  $F^N$ ,  $F^T$  are generally due to fluid loading, with terms representing added mass, normal and tangential drag, and cable tension.

#### BRIEF DESCRIPTION OF SOLUTION PROCEDURES

##### Digital

There are two basic approaches to solving the discrete cable problem on the digital computer. In the explicit scheme, the initial values of each time step are used to compute the values at the end of the step, assuming the inputs to the step are constant within the time step. For an acceptable accuracy, the time step must be very small, leading to very long computation times. In the implicit scheme, values to be solved for in each time step appear in both sides of the equations, which are then solved implicitly by iteration. This procedure again is very time consuming.

### Analog and Hybrid

In an attempt to alleviate the problem of long computation times, analog solutions have been investigated. If the number of nodes is small enough, the entire problem can be solved on an analog computer. In general, this is not the case; each node has three degrees of freedom and two integrators per degree of freedom ( $\ddot{x}$ ,  $\dot{x}$ ), that is, six integrators per node. Since a typical analog computer has on the order of 40 integrators, an all-analog problem is limited to less than 10 nodes just on the basis of required number of integrators.

In order to handle larger problems on the analog, one must go to hybrid solutions. Because of the particular nature of the cable problem, in which the structure of the equations for each node is the same (except for boundaries), a method of "time-sharing" analog components is feasible. Time-sharing is the procedure by which, at each time step, the same set of analog components is used for the equations of successive sections ("blocks") of the cable. For each block the appropriate initial conditions (IC) are set on the analog computer from the digital computer by digital to analog converters (D/A transfers). At the end of each time step the final values are read from the analog computer and stored in the digital computer via analog to digital converters (A/D transfers). These final values are used as initial conditions for that block in the next time step. An example of this procedure is given below, where it is assumed that the equations for 5 nodes will fit on the analog, and that there are 10 nodes in the problem: i.e., a block consists of 5 nodes and the problem is defined by 2 blocks.

$t_1$  block<sub>1</sub> = 1) D/A. Set IC's for nodes 1-5,  $x_i^1$ ,  $i = 1,5$   
2) Run analog for  $\Delta t$   
3) A/D. Read final values for nodes 1-5,  $x_i^2$ ,  $i = 1,5$

$t_1$  block<sub>2</sub> = 1) D/A. Set IC's for nodes 6-10,  $x_i^1$ ,  $i = 6,10$   
2) Run analog for  $\Delta t$   
3) A/D. Read final values for  $x_i^2$ ,  $i = 6,10$

$t_2$  block<sub>1</sub> = 1) D/A. Set IC's for nodes 1-5,  $x_i^2$ ,  $i = 1,5$   
2) Run analog for  $\Delta t$   
3) A/D. Read final values for nodes 1-5,  $x_i^3$ ,  $i=1,5$

$t_2$  block<sub>2</sub> = 1) D/A. Set IC's for nodes 6-10,  $x_i^2$ ,  $i = 6,10$   
2) Run analog for  $\Delta t$   
3) A/D. Read final values for nodes 6-10,  $x_i^3$ ,  $i = 6,10$

et cetera.

#### BRIEF DESCRIPTION OF A HYBRID PROGRAM

A hybrid program consists of several separate parts:

- a. a patch panel on the analog computer,
- b. a logic panel on the analog computer,
- c. a real time executive program on the digital computer, and
- d. an analog setup and checkout program on the digital computer.

The equations to be solved are apportioned between the analog and the digital computers. A separate "HOI" (Hytran Operations Interpreter) program is written that checks on the integrity of analog components, compares computed "static check" values with measured "static check" values, flags wiring errors, and sets all coefficient devices and function generators. The logic panel is designed to send out timing pulses and control signals used for controlling and synchronizing the analog and digital programs. A digital executive program is written that does the following:

- a. the necessary setup and initialization of the computer states for real time,
- b. A/D and D/A input and output operations,
- c. digital computations, and
- d. time history storage (on disk or tape), to be processed at the end of the real time run.

In the programs in this report, there is no digital computation or time history storage, although these could be easily added.

The procedure used when actually making a run is:

- a. mount the patch panel and logic panel on the analog,
- b. run the HOI setup and checkout program,
- c. load the real time digital program, and
- d. make the run.

A schematic of the logic panel timer, analog state, and digital executive is shown below. The analog state indicates the condition of the analog integrators:

- a. IC (initial conditions): integrator outputs are set to initial conditions
- b. OP (operate ): inputs are being integrated
- c. HOLD: integrator outputs are held at their current value.

<u>Logic Timer</u>	<u>Analog State</u>	<u>Executive Program</u>
		Initialize real time system Read run input parameters Load initial analog values Begin real time loop
A	IC	Wait for IC signal (A) from logic panel Transfer D/A's
B	OP	Wait for HOLD signal (C)
C	HOLD	Transfer A/D's Load next D/A settings Test for QUIT signal from logic panel Continue loop

In the hybrid time-share mode, successive timer cycles are used successive blocks of the cable, so that with n blocks, there would be n timer cycles for each problem frame time.

There were two major steps to implementing the hybrid time-share approach. The first was to develop a functional time-share procedure. The second was to develop the hybrid program itself. These steps are discussed in the following sections.

## DEVELOPMENT OF TIME-SHARE PROCEDURE

There are two major aspects to the time share approach:

- a. procedures and timing control for switching between different blocks, and
- b. reliable circuitry and programming techniques for A/D and D/A transfers.

The switching and timing techniques were developed using track/store (T/S) amplifiers as storage devices instead of the digital computer. Therefore storage could be accomplished "off-line" (not connected to the digital computer).

Two arbitrary coupled linear second order dynamic systems were selected as the problem on which to develop this technique. This choice was motivated by the desire to use a problem whose solution could be obtained analytically. Also, it was important to work with a dynamic system which could be easily implemented "hybrid-wise" to prevent complicating details from obscuring the main purposes. The exact all-analog solution was run concurrently with the various time-share attempts in order to have a visual aid (strip chart output) in determining the success of the procedure.

The equations programmed were:

$$a_1 \ddot{x}_1 + b_1 \dot{x}_1 + c_1 x_1 + d_1 x_2 = 0 \quad (1)$$

$$a_2 \ddot{x}_2 + b_2 \dot{x}_2 + c_2 x_2 + d_2 x_1 = 0 \quad (2)$$

The first step in implementing equations on the analog is to re-scale them to reflect the maximum values of each variable. The equations are thus written in the form:

$$\left( \frac{\ddot{x}_1}{\hat{x}_1} \right) + \left( \frac{\dot{x}_1}{\hat{x}_1} \right) b_1^1 + \left( \frac{x_1}{\hat{x}_1} \right) c_1^1 + \left( \frac{x_2}{\hat{x}_2} \right) d_1^1 = 0 \quad (3)$$

$$\left( \frac{\ddot{x}_2}{\hat{x}_2} \right) + \left( \frac{\dot{x}_2}{\hat{x}_2} \right) b_2^1 + \left( \frac{x_2}{\hat{x}_2} \right) c_2^1 + \left( \frac{x_1}{\hat{x}_1} \right) d_2^1 = 0 \quad (4)$$

The circumflex indicates maximum expected value ( $\hat{x}_1$  = largest value obtained or estimated for  $\hat{x}_1$ ), and

$$b_1^1 = \left( \frac{b_1}{a_1} \frac{\hat{x}_1}{\hat{x}_1} \right), \text{ etc.}$$

The scaled variables are those actually solved for on the analog. The constants were chosen to reflect frequencies typically found in cable problems. As implemented, the constants were:


$$b_1^1 = .01, c_1^1 = .1, d_1^1 = -.05$$

$$b_2^1 = .01, c_2^1 = .2, d_2^1 = .05$$

The blocks to be time-shared are the two separate second order systems. This is possible because the same analog circuitry is used to solve equation (3) as is used to solve equation (4). A summary of analog component schematics and mnemonics is given in Appendix A, and Appendix B contains the analog wiring diagram for the all-analog solution. (Figure B1) and the wiring diagram, logic diagram, and timing sequence for the track/store version of the time share procedure (Figures B2, B3, and B4).

Functionally, the component time-sharing technique can be described with the aid of the Figures. Referring to Figure B1, it is recognized that the diagram in Block 1, as far as componentry is concerned, is identical to that in Block 2. However, Block 1 solves equation (3) and Block 2 solves equation (4), with the one difference between the two equations reflected in different settings on digitally controlled attenuator (DCA) 00 (0.1) and DCA 13 (0.2). The implementation shown in Figure B1 gives solutions continuous in time for both Block 1 and Block 2. If discontinuous solutions are acceptable, components can be shared. For example, again referring to Figure B1, suppose that at time  $t_0$  the continuous solutions in both Blocks 1 and 2 were frozen and the values of the outputs of integrators 000, 002, 010, and 012 were stored. A continuation of the Block 1 and Block 2 solutions can take place as follows. The stored output of integrator 000 is used as an IC (Initial Condition) on the same integrator. The stored value

of integrator 002 is used as an IC on integrator 002. The stored output of integrator 012 is used as an input to summer 001 through DCA 01 (set at  $-0.05$ ). The circuit in Block 1 is now run for a short span of time,  $\Delta t_1$  (Block 1 and Block 2 are disconnected). At the end of the span,  $\Delta t_1$ , the outputs from integrators 000 and 002 are stored in place of the previously stored values. Now using the same components as shown in Block 1 with DCA's 00, 01, 02, 03, and 10 set to the values for the corresponding DCA's in Block 2, equation (4) (Block 2) is solved. With the previously stored output of integrator 010 as an IC on integrator 000, the previously stored output of integrator 012 as an IC on integrator 002, and the most recently stored output of integrator 002 as an input to summer 001 through DCA 01 (set to the value of DCA 12), the circuit in Block 1 is run for another short span of time,  $\Delta t_2$ . At the end of  $\Delta t_2$  the outputs of the integrators 000 and 002 are stored in place of previously stored values for integrators 010 and 012, respectively. Thus equation (4) has been solved for the small time span,  $\Delta t_2$ . Obviously, equation (3) has not been solved during  $\Delta t_2$ , but has held its solution (obtained at the end of  $\Delta t_1$ ) constant over the time span  $\Delta t_2$ . The discontinuous solutions continue with the solving of equation (3) over a time span  $\Delta t_3$  as follows. With the output of integrator 000 stored at the end of  $\Delta t_1$  used as an IC on integrator 000, the stored output (at the end of  $\Delta t_1$ ) of integrator 002 used as IC on integrator 002, and the value stored in integrator 012 as an input to summer 001 through DCA 01 (set to the value for DCA POT 01) the circuit in Block 1 is run for another short span of time,  $\Delta t_3$ . Again, during  $\Delta t_3$ , equation (4) has not been solved, but has held constant the solution obtained at the end of  $\Delta t_2$ . The sketch below summarizes this technique.



The solutions obtained by the component time-sharing techniques are not the same as the solutions obtained continuously; however, with the proper choice of frame time, the differences can be reduced to an acceptable level.

A more detailed description of the track/store storage method is given in Appendix B.


The next stage in the development of the component time sharing technique was to replace the track/store (T/S) summers with digital-to-analog (D/A) and analog-to-digital (A/D) converters. The circuit is shown in Figure B5. The logic diagram is the same as for the T/S method (Figure B3), but in place of an analog push button starting the run, the digital computer sets a control line high to start the run.

In the diagram of Figure B5, the Track/Store summers (shown in Figure B2) are replaced by A/D and D/A converters. The integrators are initialized during the "A" state; the problem is run during the "B" state; and the values of the integrators are stored in the digital computer during the "C" state.

The results of the A/D, D/A time share method used to solve the sample problem are shown in Figure 1 along with the continuous solution.

#### HYBRID IMPLEMENTATION OF FOUR NODE BUOY RELEASE

The final phase of the feasibility study was the implementation of a sample problem on the hybrid computer. The problem chosen was the two-dimensional buoy release problem, where a buoy at the end of an anchored cable is released from its initial position at about 45 degrees and allowed to relax to the vertical position. The geometry for the four node problem is shown in Figure 2. The equations as programmed are given in Figure 3.







FIGURE 1 - Solution to the Two Coupled Second Order Dynamics Systems Problem



$$\sin\theta_1 = \Delta y_1 / L_1$$

$$\cos\theta_1 = \Delta x_1 / L_1$$

x - coordinate of node i

$$x_i$$

y - coordinate of node i

$$y_i$$

x - component of distance between nodes i+1 and i

$$\Delta x_i = x_{i+1} - x_i$$

y - component of distance between nodes i+1 and i

$$\Delta y_i = y_{i+1} - y_i$$

distance between nodes i+1 and i

$$L_i = (\Delta x_i^2 + \Delta y_i^2)^{1/2}$$

strain between nodes i+1 and i

$$\Delta L_i = L_i - L_0$$

FIGURE 2 - Geometry of Four Node Buoy Release Problem

x-force at node i

$$m\ddot{x}_i = -F_{i+}^N \sin\theta_i - F_{i-} \sin\theta_{i-1} + F_{i+}^T \cos\theta_i + F_{i-}^T \cos\theta_{i-1} + F_4^X \delta_{i,4}$$

y-force at node i

$$m\ddot{y}_i = F_{i+}^N \cos\theta_i + F_{i-}^N \cos\theta_{i-1} + F_{i+}^T \sin\theta_i + F_{i-}^T \sin\theta_{i-1} + F_4^Y \delta_{i,4} - W_i$$

tangential force on upper/lower element at node i

$$F_{i+}^T = T_i = k \frac{\Delta L_i}{L_0} (1 + \frac{1}{2} \frac{\Delta L_i}{L_0}); \quad F_{i-}^T = -T_{i-1} = -k \frac{\Delta L_{i-1}}{L_0} (1 + \frac{1}{2} \frac{\Delta L_{i-1}}{L_0})$$

normal force on upper/lower element at node i

$$F_{i+}^N = F_{i+}^{N,AM} + F_{i+}^{N,DRAG}; \quad F_{i-}^N = F_{i-}^{N,AM} + F_{i-}^{N,DRAG}$$

normal added mass force

$$F_{i+}^{N,AM} = -C_i A_{i+}^N; \quad F_{i-}^{N,AM} = -C_i A_{i-}^N$$

acceleration of upper/lower element at node i

$$A_{i+}^N = -\ddot{x}_i \sin\theta_i + \ddot{y}_i \cos\theta_i; \quad A_{i-}^N = -\ddot{x}_i \sin\theta_{i-1} + \ddot{y}_i \cos\theta_{i-1}$$

normal drag force on upper/lower element

$$F_{i+}^{N,DRAG} = -\frac{C_{d^L O}}{2} v_{i+}^N |v_{i+}^N|; \quad F_{i-}^{N,DRAG} = -\frac{C_{d^L O}}{2} v_{i-}^N |v_{i-}^N|$$

normal velocity of upper/lower element

$$v_{i+}^N = -\dot{x}_i \sin\theta_i + \dot{y}_i \cos\theta_i; \quad v_{i-}^N = -\dot{x}_i \sin\theta_{i-1} + \dot{y}_i \cos\theta_{i-1}$$

x,y drag force on node 4

$$F_4^X = -C_B \dot{x}_4 \left| \dot{x}_4 \right|; \quad F_4^Y = -C_B \dot{y}_4 \left| \dot{y}_4 \right|$$

unstretched distance between nodes

$$L_0 = 6' / 3 = 2'$$

tension coefficient

$$k = 2.36$$

lumped mass of node i

$$m_i = .522 \times 10^{-3} \quad i = 1,2,3; \quad m_4 = .487 \times 10^{-4}$$

total weight in water of node i

$$W_i = .11 \times 10^{-2} \quad i = 1,2,3; \quad W_4 = -.12845$$

added mass coefficient of node i

$$C_i = .2439 \times 10^{-3} \quad i = 1,2,3; \quad C_4 = .26544 \times 10^{-2}$$

drag coefficient of node i

$$C_d = .01578 \quad i = 1,2,3; \quad C_B = -.0102$$

FIGURE 3 - Equations of Motion for Four Node Buoy Release Problem

The following simplifications to the equations representing the dynamics of the buoy-cable system were made for the ease of programming. These simplifications were made for this test case only to reduce the number of nonlinear analog components required. They are not inherent limitations of the hybrid approach and would not be made in a normal simulation.

- a. tangential drag was neglected
- b. a constant normal drag coefficient was used in place of a drag coefficient as a function of Reynolds number
- c. in computing the normal drag, the unstretched length of the cable was used rather than the stretched length.

The first stage of the hybrid implementation was to program an all-analog version of the problem. This was done to develop the analog circuitry and analog scaling for the problem. In addition, the HOI analog setup and checkout program was written, which could then be easily modified to give the HOI program for the hybrid implementation.

The second stage was to develop the time share version and logic panel using track/store amplifiers as storage devices, so that the procedure could be debugged "off-line".

The last stage was to change the storage mechanism to the digital, which required replacing the track/store amplifiers with D/A and A/D converters and writing the digital executive program to control real time and to perform the I/O interfacing (D/A and A/D).

One very important feature was discovered during this last stage. A problem with drift and rounding error existed in using the A/D, D/A loop. However, placing a T/S amplifier between all integrators and A/D converters eliminated the problem of drift prior to the A/D conversion. In addition, the sample-and-hold amplifiers in the A/D converters were locked into the sample mode. With this latter precaution, the results obtained with A/D and D/A component time sharing technique agreed exactly with the results obtained with the T/S component time sharing technique.

The problem was implemented as follows: node 1 is anchored (thus has no differential equations) and node 4, (the buoy) is a boundary point and is left on the analog computer to run continuously. The two intermediate nodes, 2 and 3, are involved in the switching. The timing is such that node 4 is run in real time, and nodes 2 and 3 are each run twice real time for a duration of half the time step, yielding a frame time equivalent to that of node 4. The overall timing sequence is:

- a. "A" state (analog IC): D/A transfer for initial conditions,
- b. "B" state (analog operate): integration at real time for node 4, twice real time for node 2 or 3, and
- c. "C" state (analog HOLD): A/D transfer of final values to be used as initial values the next time this node is run.

Figure 4 shows time histories of the x and y displacements for nodes 2, 3, and 4 for the hybrid time-sharing solution to the buoy release cable problem. The dots superimposed on the hybrid results are the results obtained by using an all-digital computer program. Appendix C contains the wiring diagrams and digital computer programs which make up the hybrid simulation, and a listing of the HOI program used to check out the hybrid solution.

Appendix C, page C-2, shows the analog wiring for the integrators and the switching procedure. The wiring is set up so that either the T/S or the A/D storage method may be used. Function relays are used to switch the initial condition inputs from T/S amplifier to D/A converter.

It was found that by setting "A" to .003 seconds, "B" to .02 seconds, and "C" to .002 seconds, representing a node frame time of .025 seconds, the solutions agreed with the all-digital solution based upon a node frame time of .01 seconds.




FIGURE 4 - Time Histories of Cable Node Displacements

## RECOMMENDATIONS

Included below are several specific recommendations for design and technique modifications to the hybrid program which will result in improved time and accuracy and which can be easily implemented.


### 1. Analog-Digital I/O Interface.

There are two types of hybrid I/O interfacing for A/D and D/A conversion, (a) a direct Input/Output interface (DIO) and (b) a PORT interface. The DIO requires the Central Processing Unit (CPU) to execute instructions for each word transferred, whereas the PORT requires the CPU only for the initial transfer. Thus in programs where the frametime is limited by the hybrid I/O it is often possible to significantly increase the throughput by replacing the DIO with the PORT.

The present program uses the DIO interface because the PORT software was not available at the time of this development. It is recommended that in future studies the program be converted to use the PORT interface.

### 2. Change of Position Variables Stored.

It is recommended that the circuitry shown below be investigated to replace storage of the actual node coordinates with storage of the change in node coordinates.



Making use of this circuitry instead of the circuitry that was used in the hybrid implementation described in this report will result in the elimination of one D/A transfer per degree of freedom and the elimination of one gain of 10 on amplifiers 11, 42, 3, and 31, thus reducing the A/D conversion error by an order of magnitude.

### 3. Addition of Iterative Scheme to Improve Accuracy.

The procedure used in this report was one in which the position of neighboring nodes were held constant while the motion of the node of interest was integrated. Accuracy was obtained by decreasing the time step until the changes during  $\Delta t$  were small enough to yield the desired results.

A better procedure would be to include an iterative scheme, where several passes are made each time step to obtain self consistent results. The accuracy would be determined by adjustable convergence criteria. One such scheme is the following:

Suppose we have a set of N simultaneous differential equations of the form:

$$\dot{x}_i = F_i(x_i, x_{i+1}, x_{i-1}) \quad i = 1, 2, \dots, N$$

The equations are "relaxed" to solve,

$$x_i^{(k)} = \int_T^{T+\Delta T} F_i(x_i^k, \hat{x}_{i+1}^{(k-1)}, \hat{x}_{i-1}^{(k-1)}) dt + x_i(T)$$

where,

$$\hat{x}_i^{(k)} = \frac{1}{\Delta T} (x_i^{(k)}(T + \Delta T) + x_i(T)) = \text{average value}$$

$$x_i^{(k)} = x_i(T)$$

Iterations continue until

$$\left| x_i^{(k)}(T + \Delta T) - x_i^{(k-1)}(T + \Delta T) \right| \leq \epsilon$$

The value of  $\epsilon$  should be a value realizable with analog components. No changes in the analog or logic patch panel would be required to implement this more general technique. The only changes required would be some additional coding in the digital program.

#### DISCUSSION OF VERSATILITY

An expansion from 2 to 3 dimensions would be very straight forward. The procedures would be the same, but there would be more equations ( $z_i$  as well as  $x_i$  and  $y_i$ ) and more terms in the existing equations. For example,  $L_{i+}$  becomes  $\left[ (x_{i+1} - x_i)^2 + (y_{i+1} - y_i)^2 + (z_{i+1} - z_i)^2 \right]^{1/2}$ . It is possible that fewer nodes will fit in a block and more blocks will be needed per time step, thus requiring more computer time to solve the problem, (not as in the all-digital solution). The concepts, however, remain the same and no new techniques would be required.

Parametric studies can be done fairly easily with hybrid programs. The program is designed such that changing parameters from run to run can be easily accomplished from an input terminal either directly or from a file.

Design changes would require more effort. The initial work in general structure, timing, I/O procedures, etc., would remain the same, but any reprogramming on the analog would require development time, dictated by the nature of the change. The analog could be programmed to handle more general problems initially, but at the sacrifice of analog components.

Procedures involved in expanding to more complex problems will depend heavily on the particular configuration. In general, more equation programming would be involved, either on analog or digital computers. For the sample four-node buoy problem, all of the calculation was done on the analog, and the digital was used solely for "storage" of current values of variables. If a problem is very large, it might be advantageous to do some of the calculations on the digital computer. The consideration then is whether the computation time is least with more of the computation on the analog board (thus fewer nodes per block and more blocks per

frame time) or with more computation on the digital (perhaps requiring more iterations for convergence). For example, one extension would be including nodes with more than 2 elements attached (e.g., nets). This would involve reprogramming large portions of the analog panel. It might be decided that the overall efficiency would be increased if the sines and cosines, for instance, were done digitally. These considerations would have to be worked out for each case.

A hybrid program is fairly machine dependent, in that every hybrid facility has different hardware and software. The general capabilities, however, should be similar enough that only a relatively small effort would be required to convert the hybrid program to run at a similar hybrid facility.

#### CONCLUSIONS

Both the track/store time-share and the hybrid time-share techniques were tested on a cable system represented by four nodes. Results obtained with both techniques for the four node cable system were found to agree with one another and with results obtained from an all-analog as well as an all-digital implementation. Although the test case was small, it is concluded that large sophisticated systems can be successfully and economically simulated in real time via hybrid techniques.

A reasonable estimate of the running times can be predicted from the test problem. An integration interval of .025 seconds problem time was found to be sufficient. If the PORT interface is used, the timing for one node for this integration interval is estimated as follows:

- a.  $200 \times 10^{-6}$  seconds are required for integrators to settle and for D/A PORT transfer,
- b.  $100 \times 10^{-6}$  seconds are required for operate time, and
- c.  $200 \times 10^{-6}$  seconds are required for A/D PORT transfer time.

Thus for each node,  $500 \times 10^{-6}$  seconds would be required to simulate .025 problem seconds. The number of nodes that can be done in real time is therefore  $.025 / (500 \times 10^{-6}) = 50$  nodes.

Alternately, it would be possible to simulate a cable with 25 nodes in twice real time, or 100 nodes in  $\frac{1}{2}$  real time, or 200 nodes in  $\frac{1}{4}$  real time, etc. Thus, on the basis of the test program, it appears that a 100 node cable system can be simulated in real time on the DTNSRDC Hybrid computer for sophisticated dynamic situations.

Assuming that the above conditions are realizable, it is anticipated that hybrid computing technology can have a significant impact on the dynamic simulation of complex cable systems. It is safe to predict that proper exploitation of this powerful technology can result in the transfer of dynamic cable system developments from hardware (expensive) areas to the simulation (inexpensive) areas.

Finally, in answer to the points addressed in the Introduction concerning the relative merits of hybrid simulation versus an all-digital simulation, the following conclusions are drawn.

- a. The program development costs for hybrid simulation are greater than for an all-digital simulation.
- b. Hybrid simulation becomes much more economical than all-digital simulation in performing production runs. Since the hybrid simulation runs real time or faster, the user can afford to simulate many cases which would be prohibitive in cost for an all-digital simulation.
- c. Different cable systems may require separate hybrid programs, but the program development costs would be small since the solution technique has already been developed.

There is little question in the minds of the authors that a many node cable dynamics simulation can be implemented using the component time sharing technique together with an iterative scheme. However, it is strongly recommended that a moderately sized (20 node) rather sophisticated dynamic cable system be implemented first; e.g., a cable system towed by a surface ship operating in a seaway. A demonstration of such a successful simulation would remove any uncertainties for continuing on to the most sophisticated cable systems envisioned for the future.


12/1



Delayed Control Element (DCE)



Summing Junction



**APPENDIX A**

**DESCRIPTION OF ANALOG COMPONENTS**

1. The summing junction is a component that adds or subtracts signals. It is represented by a triangle pointing right with multiple input and output lines. The inputs are labeled with mathematical expressions.




Summing Junction

2. The delay element is a component that delays the signal. It is represented by a circle with an 'X' inside, connected to a horizontal line with an arrow pointing right.




The delay element is an analog component.



$$|k| \leq 1$$


Digitally Controlled Attenuators (DCA)

---




Summer

---



Integrator


---



Track/Store Summer

$T=1$ ,  $e_o = -(x+10y)$ , TRACK  
 $T=0$ ,  $e_o$  held at value attained during track at the instant  $T=0$  was selected

---




$T=1$ ,  $e_o = -(e_1+e_2)$

$T=0$ ,  $e_o = -(e_3+e_4)$

Track/Store Summer Used as an Electronic Switch


---




$$L=1, e_o = -(10x + y)$$

$$L=0, e_o = -y$$

Electronic Switch



Multiplier



Divider



$$e_o = xD$$

where D is digital value transferred to Analog

Digital-to-Analog Multiplier (DAM)



Analog-to-Digital Converter (ADC)

Track and Store Component Time-Sharing Technique

Figure 2 shows the component time-sharing technique using two amplifiers. The "1" and "2" states of amplifiers 241, 242, and 251 indicate that the output of these amplifiers are the outputs of the state "1" inputs or state "2" inputs. The logic variable "1" (see Figure 2) is used for output feedback around the 1/2 amplifier 241, 242, 251, and 252. Without these feedbacks, the 1/2 amplifier will drift causing their output to be initially non-zero. The variable "1" is also used to initialize the integrator 202 during the first two cycles of operation since the 1/2 amplifier are initially zero. Figure 3 shows a timing diagram for the logic variables of Figure 2. The portion of the logic diagram referring to each of the 1/2 is also used for the A and B components time-sharing technique as is discussed later. When push-button "1" (Fig. 2) is depressed the output of Figure 2 begins to operate. Depressing this flip flop also starts TIMER 2 (which controls the component time-sharing technique) which begins "1", "2", and "3". The flip flop 21 is initially in the "1" state, componently integrator 202 is initialized to zero via 1/2 amplifier 241. Integrator 202 is initialized via 241 1/2. When "1" goes high, integrators 202 and 203 start the operation for state "1".

**APPENDIX B**

**DETAILED DESCRIPTION OF TIME-SHARE PROCEDURE**

At the end of "1", "2", and "3" push-button "1" returns 211 and 241 to store one value that integrators 202 and 203 respectively had at the end of "1", while "2" remains high the values of integrators 202 and 203 remain at the values they had at the end of "1". At the end of "2", "1" again goes high causing flip flop 21 to reset setting "2" high. Integrator 202 is initialized zero via 1/2 amplifier 241, and integrator 203 is initialized via 242 1/2, when "2" goes high, integrators 202 and 203 start integrating the equation for "2" (i.e., Equation 4). While these integrators are in "2", it is high and 1/2 amplifier 241 and 242 track the output of integrators 202 and 203 respectively. At the end of "2", "3" goes high forcing 1/2 amplifier 241 and 242 to store the values that integrators 202 and 203 respectively had at the end of "2".

### Track and Store Component Time-Sharing Technique


Figure 2 shows the component time-sharing technique using T/S amplifiers. The "1" and "2" states of amplifiers 241, 243, and 251 indicate that the outputs of those amplifiers are the inverses of the state "1" inputs or state "2" inputs. The logic variable "first" (see Figure 3) is used for putting feedbacks around the T/S amplifiers 201, 211, 221, and 231. Without these feedbacks, the T/S summers will drift causing their outputs to be initially non-zero. The variable "first" is also used to initialize integrator 202 during the first two cycles of operation since the T/S amplifiers are initially zero.

Figure 4 shows a timing diagram for the logic variables of Figure 3. That portion of the logic diagram referring to control line 0 is also used for the A/D and D/A component time-sharing technique to be discussed later. When Push Button Flip Flop 0 is depressed the circuit of Figure 1 begins to operate. Depressing this flip flop also starts TIMER 0 (which controls the component time-sharing techniques) cycling between "A", "B", and "C". Flip Flop 31 is initially in the "1" state, consequently integrator 200 is initialized to zero via T/S summer 201. Integrator 002 is initialized via DCA 111. When "B" goes high, integrators 200 and 202 start integrating the equation for state "1" (i.e. Equation 3). While these integrators are in operate, "T<sub>1</sub>", remain high and T/S summers 201 and 221 track the output of integrators 200 and 202 respectively.

At the end of "B", "C" goes high forcing T/S summers 201 and 221 to store the value that integrators 200 and 202 respectively had at the end of "B". While "C" remains high the values of integrators 200 and 202 remain at the values they had at the end of "B". At the end of "C", "A" again goes high causing Flip Flop 31 to reset making "2" high. Integrator 200 is initialized zero via T/S summer 211, and integrator 202 is initialized via DCA 111. When "B" goes high, integrators 200 and 202 start integrating the equation for "2" (i. e., Equation 4). While these integrators are on, "T<sub>2</sub>" is high and T/S summers 211 and 231 track the output of integrators 200 and 202 respectively. At the end of "B", "C" goes high forcing T/S summers 211 and 231 to store the values that integrators 200 and 202 respectively had at the end

of "B". While "C" remains high, integrators 200 and 202 hold the values they had at the end of "B". When "C" goes low, one complete cycle has been completed. For all remaining cycles, the variable "First" is low, so that the feedbacks around the T/S summers are no longer applied; and the initial condition of integrator 202 will be determined by the state of amplifier 243. This cycle is repeated over and over again as long as Push Button Flip-Flop 0 remains depressed. In the mean time the circuit of Figure B1 continues to operate.

If now output of amplifier 002 (Figure B1) and T/S 221 (Figure B2) differenced and the output of amplifier 012 and T/S 231 are differenced, error terms are generated representing the difference between the continuous solutions and the solutions obtained by the time sharing technique. By varying the "A", "B", and "C" time intervals, it is possible to minimize these errors.






FIGURE B1 - Analog Wiring Diagram for Continuous Analog Solution of Two Coupled Second Order Dynamic Systems




FIGURE B2 - Analog Wiring Diagram for Component-Time-Sharing Technique (Employing Track/Store Summers for Storage) for Solutions to Two Coupled Second Order Dynamic Systems




FIGURE B3 - Logic Circuit for Operational Control of the Analog Circuits  
Shown in Figures 1, 2, and 5.




FIGURE B4 - Timing Diagram for Logic of Figure 3.





FIGURE B5 - Analog Wiring Diagram for A/D and D/A Time-Sharing Technique for Solution to Two Coupled Second Order Dynamic Systems


APPENDIX C

HYBRID PROGRAM FOR FOUR NODE CABLE RELEASE PROBLEM

- 1) Analog Wiring Diagram
- 2) Logic Panel Diagram
- 3) Digital Executive Program
- 4) HOI Setup and Checkout Program




ANALOG WIRING DIAGRAM FOR HYBRID SIMULATION OF THE FOUR-NODE BUOY RELEASE CABLE PROGRAM




TO PAGE  
C1-3


HYBRID WIRING DIAGRAM, CONT.




HYBRID WIRING DIAGRAM, CONT.




HYBRID WIRING DIAGRAM, CONT.




HYBRID WIRING DIAGRAM, CONT. .



HYBRID WIRING DIAGRAM, CONT.



HYBRID WIRING DIAGRAM, CONT.



LOGIC CIRCUIT FOR HYBRID SIMULATION OF  
FOUR-NODE BUOY RELEASE CABLE PROBLEM



11:25 AUG 11, '76 10:00CC  
 JOB CHTLCAB,2157600904,7. T. MORAN  
 LABEL  
 COPY CR TO LP

UUUUUUUUUU

CL 0 IS RUN  
 SENSELINE 1 IS HOLD  
 SENSELINE 2 IS PRESENT NODE. HIGH IS NODE3, LOW NODE 2  
 SENSELINE 4 IS IC  
 SENSELINE 4 IS OP  
 SENSELINE 8 IS STOP RUN

COMMON /ADCDAM/ ADC,DAM  
 DIMENSION X2OUT(10),Y2DOT(10),XDOT(10),YDOT(10),X(10),Y(10)  
 DIMENSION DAM(16),ADC(7)  
 INTEGER TRSL  
 INTEGER CADDR(8)  
 DIMENSION SET(8)  
 DATA CADDR /001,003,013,021,031,033,042,050/

C

```

1 WRITE(101,1001)
READ(102,1000) ICONS
1001 FORMAT(1X,'INPUT CONSOLE NO. IN 16')
1002 FORMAT(6I6)
IF(ICON5*NE.1.AND.ICON5*NE.2) GO TO 1
ITAPE=0
NTAPE1=0
NTAPE2=0
IPORI=0
IDISK=0
JCONS1=0
JCONS2=0
IF(ICON5*EQ.1) JCONS1=1
IF(ICON5*EQ.2) JCONS2=1
CALL NTINIT(ITAPE,NTAPE1,NTAPE2,IPORI,JCONS1,JCONS2,IDISK)
IPL=1
CALL SALN(ICON5,IE)
IF(IE*NE.0) GO TO 5000
IPL=2
CALL SLUI(ICON5,IE)
IF(IE*NE.0) GO TO 5000
CALL RSCL(0,IE)
CALL RSCL(1,IE)
CALL RSCL(2,IE)
CALL RSCL(3,IE)
IT3=10
CALL NIS(ART10)
IT3=TRSL(3,IE)
IT3=TRSL(3,IE)
CALL RTHALT
1008 WRITE(101,1008) IT3
1009 FORMAT(1X,'IT3= ',I8)
1010 WRITE(101,1002)
1002 FORMAT(1X,'NSYS IN 16')
READ(102,1000) NSYS
IF(NSYS*NE.4.AND.NSYS*NE.6) GO TO 10
WRITE(101,1003) NSYS
1003 FORMAT(1X,'NSYS= ',I5)
WRITE(101,1009)
READ(102,1010) BETA
WRITE(101,1011) BETA
1012 FORMAT(1X,'IDIG IN 16. INPUT 1 TO INIG. DIGITALLY')
WRITE(101,1012)
READ(101,1000) IDIG
1013 FORMAT(1X,'IDIG= ',I6)
WRITE(101,1013) IDIG
1009 FORMAT(1X,'TIME SCALE, BETA, IN F10.5')

```



```

C   START REAL TIME
1007 FORMAT(1X,'TYPE 1 TO START: ANYTHING ELSE REINPUTS DATA')
      READ(102,1000) ISTART
      IF(ISTART.NE.1) GO TO 10
      NSM1=NSYS=1
      CALL RTSTART(1)
      IPL=3
      CALL SSCL(0,IE)
      IF(IE.NE.0) GO TO 5000

C   1500 CONTINUE
      CALL RSCL(1,IE)
      CALL RSCL(2,IE)
      CALL RSCL(3,IE)
      DO 2000 J=2,NSM1
      CALL SSCL(1,IE)
      IPL=4

C   START IN IC
      IT3=IRSL(3,IE)
1503  IT3=IRSL(3,IE)
      IF(IE.NE.0) GO TO 5000
      IF(IT3.NE.1) GO TO 1503
      IT2IN=IRSL(2,IE)
      IT2IN=IRSL(2,IE)
      IF(IE.NE.0) GO TO 5000
      I=5-J
      DAM(1)=XDOT(1)
      DAM(2)=YDOT(1)
      DAM(3)=X(I)
      DAM(4)=Y(I)
      DAM(5)=X(I+1)
      DAM(6)=Y(I+1)
      DAM(7)=X(I-1)
      DAM(8)=Y(I-1)
      DAM(9)=XDOT(3)
      DAM(10)=XDOT(4)
      DAM(11)=YDOT(3)
      DAM(12)=YDOT(2)
      DAM(13)=X(3)
      DAM(14)=X(2)
      DAM(15)=Y(3)
      DAM(16)=Y(2)

C   LOAD DAMS
      IPL=5
      CALL LDA(1,16,0,DAM,IE)
      IF(IE.NE.0) GO TO 5000

C   XFER DAMS
      CALL LDA(IEDUM)

C   CHECK THAT STILL IN IC
      IPL=6
      CALL SSCL(2,IE)
      IT3=IRSL(3,IE)
      IT3=IRSL(3,IE)
      IF(IE.NE.0) GO TO 5000
      IF(IT3.NE.1) GO TO 8000

C   IF(IDIG.NE.1) IPL=9; GO TO 1502

C   WAIT FOR OP
      IPL=7
      IT4=IRSL(4,IE)
1501  IT4=IRSL(4,IE)
      IF(IE.NE.0) GO TO 5000
      IF(IT4.NE.1) GO TO 1501

C   CALL SSCL(3,IE)
C   READ ADL'S

```

```

IPL=8
CALL CRBC(1,3,0,ADC,IE)
IF(IE.NE.0) GO TO 5000
X2DOT(1)=ADC(1)
Y2DOT(1)=ADC(2)
C
C   WAIT FOR HOLD
IPL=9
1502 IT1=TRSL(1,IE)
      IT1=TRSL(1,IE)
      IF(IE.NE.0) GO TO 5000
      IF(IT1.NE.1) GO TO 1502
      IF(IDIG.NE.1) CALL CRBC(1,7,0,ADC,IE) ; GO TO 1900
C2000 CONTINUE
C
C   INTEGRATE
DO 3000 I=2,NSYS
Y(I)=Y(I)+YDOT(I)*DT2
X(I)=X(I)+XDOT(I)*DT2
YDOT(I)=YDOT(I)+Y2DOT(I)*DT1
XDOT(I)=XDOT(I)+X2DOT(I)*DT2
IF(IDIG.EQ.1) GO TO 1901
C3000 CONTINUE
1900 XDOT(1)=ADC(3)
      YDOT(1)=ADC(4)
      X(1)=ADC(5)
      Y(1)=ADC(6)
1901 CONTINUE
C   STILL IN HOLD
IPL=12
IT1=0
IT1=TRSL(1,IE)
IT1=TRSL(1,IE)
IF(IE.NE.0) GO TO 5000
C
C   SAME STATE ?
IPL=11
IT2=TRSL(2,IE)
IT2=TRSL(2,IE)
IF(IE.NE.0) GO TO 5000
C
C   SAME STATE AND HOLD ?
IF(IT2.NE.IT2IN.AND.IT1.NE.1) GO TO 8000
2000 CONTINUE
C
C   TIME TO QUIT ?
IPL=10
IT5=TRSL(5,IE)
IT5=TRSL(5,IE)
IF(IE.NE.0) GO TO 5000
IF(IT5.NE.1) GO TO 1500
CALL NSCL(0,IE)
CALL NSCL(1,IE)
CALL NSCL(2,IE)
CALL NSCL(3,IE)
CALL RTHALT
30 WRITE(101,1006)
1006 FORMAT(1X,'TYPE 1 TO REPEAT'/1X
1,'TYPE 2 TO CHANGE NSYS'/1X,
2,'TYPE 3 TO QUIT')
READ(102,1001) NEXT
IF(NEXT.EQ.1) GO TO 20
IF(NEXT.EQ.2) GO TO 10
GO TO 6000
8000 CALL RTHALT
      CALL NSCL(0,IE)
      WRITE(101,8003) IPL
8001 FORMAT(1X,'TIME FRAME VIOLATION AT ',I5)

```

```

GO TO 30
5000 CONTINUE
CALL RTHALT
CALL RSCL(0,IE)
WRITE(101,5001) IE,IPL
5001 FORMAT(1X,'ERROR ',IS) IN HYB CALL AT PLACE ',IS)
6000 CONTINUE
CALL DAMOUT
CALL RTSTOP
END
SUBROUTINE DAMOUT
COMMON /ADCDAM/ADC,DAM
DIMENSION ADC(7),DAM(16)
DO 10 I=1,16
DAM(I)=0.0
10 CONTINUE
C CALL RTSTART(U)
C LOAD
CALL LSDA(1,16,0,DAM,IE)
C XFER
CALL TLDA(IE)
CALL RTHALT
RETURN
END
SUBROUTINE TIMEZIN,X2DOT,Y2DOT,XDOT,YDOT,X,Y)
DIMENSION X2DOT(N),Y2DOT(N),XDOT(N),YDOT(N),X(N),Y(N)
DIMENSION XIC(2),YIC(2),XIC6(4),YIC6(4)
DATA XIC / .16004, .29895 /
DATA YIC / .17415, .28955 /
DATA XIC6 / 0.,0.,0.,0. /
DATA YIC6 / 0.,0.,0.,0. /
NSM1=N-1
DO 10 I=2,NSM1
X2DOT(I)=0.0
Y2DOT(I)=0.0
XDOT(I)=0.0
YDOT(I)=0.0
10 CONTINUE
XDOT(1)=0.0
YDOT(1)=0.0
XDOT(N)=0.0
YDOT(N)=0.0
Y(1)=0.0
X(1)=0.0
Y(N)=0.0
X(N)=0.0
IF(N.EQ.6) GO TO 20
DO 15 I=2,NSM1
X(I)=XIC(I-1)
Y(I)=YIC(I-1)
15 CONTINUE
RETURN
20 DO 25 I=2,NSM1
X(I)=XIC6(I-1)
Y(I)=YIC6(I-1)
25 CONTINUE
RETURN
C !!! ???JUU??
C !!!
ENTRY INT62
ENTRY INT63
ENTRY INT64
ENTRY INT65
ENTRY INT66
ENTRY INT67
ENTRY INT68
ENTRY INT69
ENTRY INT6A

```

ENTRY INT6B  
ENTRY INT6C  
ENTRY INT6D  
ENTRY INT6E  
ENTRY INT6F  
ENTRY INT70  
ENTRY INT71  
ENTRY INT72  
ENTRY INT73  
ENTRY INT74  
ENTRY INT75  
ENTRY INT76  
ENTRY INT77  
ENTRY INT78  
ENTRY INT79  
ENTRY INT7A  
ENTRY INT7B  
ENTRY INT7C  
ENTRY INT7D  
ENTRY INT7E  
RETURN

C

!!!

END

C:LOAD (L1M,CABLE),(LDEF),(RISYS),(RTHIB),(J1),(SYS),(LAIN),(LTIMEZ),(4),(1)  
C:(4100),(LDEF),(PERM),(HAP),(58,000),(UNSAT),(RTHIB),(P4),(1)

1128 AUG 11, '76 10:00CD  
JOB CHTLCAB;2157600404;A. T. MORAN; HOI TIME-SHARE CABLE

```
C CLR
C CR TO HOITSCAB
C HOITSCAB TO LP
C PART 01
01.0001) "HOI = CABLE " I
01.0002) "6/08/76" I
01.0003) @IX,@YA,XI NORMAL I
01.0004) "INPUT CONSOLE 0" I ICONS=0, ICONS=
01.0005) ICONS,USE I 1,C I
01.0006)
01.0100) "STATIC TEST?" I NORMAL I DO=0, DO=
01.0101) (DO=0) I 1,510.
01.0102) 10 I 11 I 3 I
01.0103) "LIST OPTION" 80 I
01.0104) "ON-LINE ST SETUP?" = YES = 2" I DO=
01.0105) (DO=2) I 6 I
01.0106)
01.0200) "INITIAL CONDITIONS?" I NORMAL I DO=0, DO=
01.0201) (DO=0) I 1,998.
01.0202) 10 I 12 I 3 I
01.0203) "LIST OPTION" 80 I
01.0204) "ON-LINE IC SETUP?" = YES = 2" I DO=
01.0205) (DO=2) I 6 I
01.0206) "PART 01 DUNE" I HALT I
01.0207) "PART
03" I
03.0001) "OFF LINE CHECK"
03.0002) NORMAL I @IX,@YA,XI
03.0003) "DIG CALC" 13 I
03.0004) "COEFFS" 21 I
03.0005) "DERIVS" 22 I
03.0006) "AMPS" 23 I
03.0007) "FCN GENS" 25 I
03.0008) "POTS" 31 I
03.0009)
03.0100) "OFF-LINE VERIFY?" I IV=0, IV=
03.0101) (IV=0) I 3,998.
03.0102) 0001,VERIFY I
03.0103) "DERIVS" I 32 I
03.0104) "AMPS" I 33 I
03.0105) "FCN GENS" I 35 I
03.0106) "PART 03 DUNE" I
03.0107) "PART
J6" I
06.0001) "IS ANALOG ON-LINE AND READY?" I HALT I
06.0002) NORMAL I @IX,@YA,XI ICONS,USE I 1,C I
06.0003) @IC,M I
06.0004) CONN=0, DIG=0
06.0005) "SET COEFFS" I 21 I
06.0006) "SET FCN GENS" I FG=0, FG=
06.0007) (FG=1) I 20 I
06.0008) "ON-LINE VERIFY?" I IV=0, IV=
06.0009) (IV=0) I 6,998.
06.0010) 0005,VERIFY I
06.0011)
06.0100) "CONNECTION STMTS?" I CONN=
06.0101) (CONN=0) I 6,601.
06.0102) "POTS" I 31 I HALT I
06.0103) "DERIVS" I 32 I HALT I
06.0104) "AMPS" I 33 I HALT I
06.0105) "FCN GENS" I 35 I HALT I
06.0106)
06.0200) "CHECK AGAINST DIG?" I DIG=
06.0201) (DIG=0) I 6,998.
06.0202) "COEFFS" I 21 I HALT I
06.0203) "DERIVS" I 22 I HALT I
06.0204) "AMPS" I 23 I HALT I
06.0205) "FCN GENS" I 25 I HALT I
06.0206) "PART 06 DUNE" I
```

```

10.0000) "PART 10"
10.0001) "CONSTANTS"
10.0002) L=6.0
10.0003) MOVL=U.55*10**(=3)
10.0004) MOVL=U.261*10**(=3)
10.0005) ADVL=U.2499*10**(=3)
10.0006) AB=0.81*10**(=3)
10.0007) MB=0.81*10**(=3)
10.0008) NB=0.1290
10.0009) N=4,N=
10.0010) LO=L/(N-1.0)
10.0011) M1=MOVL*LO
10.0012) M3=MOVL*LO
10.0013) M2=M3
10.0014) ADMCO=ADVL*LO
10.0015) M4=(MOVL*LO/2.0+MB)
10.0016) M4=MUVL*LO/2.0+MB
10.0017) ADM4CU=(ADVL*LO/2.0+AB)
10.0018) DRAGCO=-.00789*LO, DRAG4CO=-0.0102
10.0019) TIC=10
10.0020) TOP=200.
10.0021) THO=10
10.0022) BETA=0.5
10.0023) GAMMA=(N-2.)*(TIC+TOP+THO)/TOP
10.0024) "SCALE FACTORS"
10.0025) AMAX=45
10.0026) VMAX=3.5, "VMAX=3.5 TO SATISFY .015V**2<=F<=.0055A"
10.0027) FMAX=.15
10.0028) XMAX=10
10.0029) XJDMAX=AMAX, YJDMAX=AMAX
10.0030) XDMAX=VMAX, YDMAX=VMAX
10.0031) TMAX=10*FMAX
10.0032) YMAX=XMAX
10.0033) LMAX=2.3, DELXMAX=LMAX, DELYMAX=LMAX
10.0034) DELLMAX=LMAX/10
10.0035) "PART 10 DONE"
11.0001) "PART 11"
11.0002) "STATIC TEST VALUES"
11.0003) IC=0, SI=1
11.0004) (ADM=0)? ADM=1, ADM= "ADM=0 FOR EASIER ONLINE DEBUG"
11.0005) (ADM=0)? ADMCO=0, ADM4CO=0, "*****"
11.0006) K=1.4, N4=.05
11.0007) X4D=1, X3D=1.5, X2D=2.2
11.0008) Y4D=1.1, Y3D=1.7, Y2D=1.6
11.0009) X4=4.75, X3=3.1, X2=1.5
11.0010) Y4=3.9, Y3=2.7, Y2=1.4
11.0011) "PART 11 DONE"
12.0001) "PART 12"
12.0002) "INITIAL CONDITIONS"
12.0003) IC=1, SI=0
12.0004) X4D=0, X3D=0, X2D=0, Y4D=0, Y3D=0, Y2D=0
12.0005) X4=4.4674, X3=2.9895, X2=1.5004
12.0006) Y4=4.3617, Y3=2.8955, Y2=1.4415
12.0007) K=2.36
12.0008) "PART 12 DONE"
13.0001) "PART 13"
13.0002) "DIG EQUATIONS"
13.0003) "LENGTHS AND TENSIONS"
13.0004) X1=0, Y1=0
13.0005) DELX1=X2-X1, DELY1=Y2-Y1
13.0006) DELX2=X3-X2, DELY2=Y3-Y2
13.0007) DELX3=X4-X3, DELY3=Y4-Y3
13.0008) L1=SQRT(DELX1**2+DELY1**2)
13.0009) L2=SQRT(DELX2**2+DELY2**2)
13.0010) L3=SQRT(DELX3**2+DELY3**2)
13.0011) SIN1=DELY1/L1, COS1=DELX1/L1
13.0012) SIN2=DELY2/L2, COS2=DELX2/L2
13.0013) SIN3=DELY3/L3, COS3=DELX3/L3
13.0014) DELL1=L1-LO, DELL2=L2-LO, DELL3=L3-LO

```

```

13.161) T1 = X*(DELL1/LO)*(1 + .5*DELL1/LO)
13.162) T2 = X*(DELL2/LO)*(1 + .5*DELL2/LO)
13.163) T3 = X*(DELL3/LO)*(1 + .5*DELL3/LO)
13.172) T2X = COS2*T2 = COS1*T1, T2Y = SIN2*T2 = SIN1*T1
13.173) T3X = COS3*T3 = COS2*T2, T3Y = SIN3*T3 = SIN2*T2
13.174) T4X = COS3*T3, T4Y = SIN3*T3
13.199)
13.300) "DRAG TERMS"
13.310) V2MNN = -X2D*SIN1 + Y2D*COS1
13.315) V2PLN = -X2D*SIN2 + Y2D*COS2
13.320) V3MNN = -X3D*SIN2 + Y3D*COS2
13.325) V3PLN = -X3D*SIN3 + Y3D*COS3
13.330) V4MNN = -X4D*SIN3 + Y4D*COS3
13.335) D2MNN = URAGCO*ABS(V2MNN)+V2MNN
13.340) D2PLN = URAGCO*ABS(V2PLN)+V2PLN
13.345) D3MNN = URAGCO*ABS(V3MNN)+V3MNN
13.350) D3PLN = URAGCO*ABS(V3PLN)+V3PLN
13.355) D4MNN = URAGCO*ABS(V4MNN)+V4MNN
13.360) DBUOX = DRAGCO*ABS(X4D)+X4D
13.365) DBUOY = DRAGCO*ABS(Y4D)+Y4D
13.370) D2X = -S1V2*D2MNN, D2Y = COS2*D2PLN + COS1*D4
13.375) D3X = -S1V3*D3MNN, D3Y = COS3*D3PLN + COS2*D3
13.380) D4X = -S1V4*D4MNN, D4Y = DBUOY + COS3*D4
13.399)
13.400) "SUM ALL NON ACCEL TERMS, IE DRAG+TENSION+WEIGHT"
13.402) X2SUM = D2X+T2X, Y2SUM = D2Y+T2Y = W
13.403) X3SUM = D3X+T3X, Y3SUM = D3Y+T3Y = W
13.404) X4SUM = D4X+T4X, Y4SUM = D4Y+T4Y = W
13.499)
13.500) "ADDED MASS TERMS FOR SOLVING SIM EQS"
13.502) C2XX = ADMCO*(SIN2**2+S1V1**2)
13.503) C3XX = ADMCO*(SIN3**2+S1V2**2)
13.504) C4XX = ADMCO*(S1V3**2)
13.512) C2YY = ADMCO*(COS2**2+COS1**2)
13.513) C3YY = ADMCO*(COS3**2+COS2**2)
13.514) C4YY = ADMCO*(COS3**2)
13.522) C2XY = ADMCO*(-SIN2+COS2-S1V1*COS1)
13.523) C3XY = ADMCO*(-SIN3+COS3-S1V2*COS2)
13.524) C4XY = ADMCO*(-S1V3*COS3)
13.532) M2X = M2-C2XX, M2Y = M2-C2YY, DEN2 = M2X+M2Y-C2XY**2
13.533) M3X = M3-C3XX, M3Y = M3-C3YY, DEN3 = M3X+M3Y-C3XY**2
13.534) M4X = M4-C4XX, M4Y = M4-C4YY, DEN4 = M4X+M4Y-C4XY**2
13.600)
13.602) "SOL OF SIM EQS"
13.603) X2DD = (C2XY+Y2SUM + M2Y*X2SUM) / DEN2
13.604) X3DD = (C3XY+Y3SUM + M3Y*X3SUM) / DEN3
13.612) Y2DD = (C2XY+X2SUM + M2X*Y2SUM) / DEN2
13.613) Y3DD = (C3XY+X3SUM + M3X*Y3SUM) / DEN3
13.614) Y4DD = (C4XY+X4SUM + M4X*Y4SUM) / DEN4
13.622) F2X = M2*X2DD, F2Y = M2*Y2DD
13.623) F3X = M3*X3DD, F3Y = M3*Y3DD
13.624) F4X = M4*X4DD, F4Y = M4*Y4DD
13.699)
13.700) "NORMAL ACCEL FOR ADDED MASS"
13.710) A2MN = -X2DD*SIN1 + Y2DD*COS1
13.720) A2PL = -X2DD*SIN2 + Y2DD*COS2
13.730) A3MN = -X3DD*SIN2 + Y3DD*COS2
13.740) A3PL = -X3DD*SIN3 + Y3DD*COS3
13.750) A4MN = -X4DD*SIN3 + Y4DD*COS3
13.759)
13.760) "NORMAL AD MASS PLUS DRAG"
13.761) F2MNV = A2MN+ADMCO + D2MNN
13.762) F2PLV = A2PL+ADMCO + D2PLN
13.763) F3MNV = A3MN+ADMCO + D3MNN
13.764) F3PLV = A3PL+ADMCO + D3PLN
13.765) F4MNV = A4MN+ADMCO + D4MNN
13.800) "ADDITIONAL ANALOG VBLs"

```

```

13.810) STNCO = K*DELLMAX/(LO+TMAX)
13.811) STR1 = STNCO*(1 + .8*DELL1/LO)
13.812) STR2 = STNCO*(1 + .8*DELL2/LO)
13.813) STR3 = STNCO*(1 + .8*DELL3/LO)
13.814) KFREQDBK = UELXMAX/XMAX = 1/10 , "ASSUMES KFDBKX=KFDBKY
13.815) STRFPOT = .9*K/LO**2 + (DELLMAX**2/TMAX)
13.816) ADMPOI = ADMCO*AMAX/FMAX
13.817) ADM4POI = ADM4CO*AMAX/FMAX /10

"FCN GEN SETTINGS"
13.900) FGSET = -DRAGCO*VMAX**2/FMAX
13.901) FG4SET = -DRAG4CO*VMAX**2/FMAX
13.902) RAT4 = FG4SET/FGSET
13.903) AC,ADDR,NBPT,X4165,FX4165,ERR,KN;
13.904) I = 1,1,16! X415 = .125*(I-8)
13.905) I = 1,1,16! FGDRG415 = FGSEI*X415+ABS(X415)
13.906) I = 1,1,16! FGDRG415 = RAT4*FGDRG415
13.907) FGDRG4165 = .9999
"PART 13 DONE":

"PART 20":
20.001) "SET FCN GENERATORS"
20.002) "+++++COMMON STMT IN 13 TO GET IT BEFORE DEF OF X415"
20.003) AL=ICONS, NBPS=16
20.004) I = 1,1,16! FX415 = FGDRG415
20.005) FG100=1, ADDR=FG100, ERR=0, ADDR: @SDFG,L;
20.006) (ERR)01? "CONS SELECT ERROR," ERR;
20.007) "DCFG SETUP ERROR," ERR;
20.008) FG101=2, ADDR=FG101, ERR=0, ADDR: @SDFG,L;
20.009) (ERR)01? "CONS SELECT ERROR," ERR;
20.010) "DCFG SETUP ERROR," ERR;
20.011) FG110=3, ADDR=FG110, ERR=0, ADDR: @SDFG,L;
20.012) (ERR)01? "CONS SELECT ERROR," ERR;
20.013) "DCFG SETUP ERROR," ERR;
20.014) FG111=4, ADDR=FG111, ERR=0, ADDR: @SDFG,L;
20.015) (ERR)01? "CONS SELECT ERROR," ERR;
20.016) "DCFG SETUP ERROR," ERR;
20.017) FG120=5, ADDR=FG120, ERR=0, ADDR: @SDFG,L;
20.018) (ERR)01? "CONS SELECT ERROR," ERR;
20.019) "DCFG SETUP ERROR," ERR;
20.020) I = 1,1,16! FX415 = FGDRG415
20.021) FG130=7, ADDR=FG130, ERR=0, ADDR: @SDFG,L;
20.022) (ERR)01? "CONS SELECT ERROR," ERR;
20.023) "DCFG SETUP ERROR," ERR;
20.024) FG131=8, ADDR=FG131, ERR=0, ADDR: @SDFG,L;
20.025) (ERR)01? "CONS SELECT ERROR," ERR;
20.026) "DCFG SETUP ERROR," ERR;
"PART 20 DONE":

"PART 21":
21.001) 1E001=XDDMAX/XDMAX/10+BETA
21.002) 1E002 = X40/XDMAX
21.003) 1E003 = XDMAX/XMAX + BETA
21.004) 1E010 = X4/XMAX
21.005) 1E011 = FMAX/(M4+XDDMAX) /10 **2
21.006) 1E012 = W4/(M4+YDDMAX) /10
21.007) 1E013 = YDDMAX/YDMAX / 10 + BETA
21.008) 1E020 = Y40/YDMAX
21.009) 1E021 = YDMAX/YMAX + BETA
21.010) 1E022 = Y4/YMAX
21.011) 1E030 = KFREQDBK
21.012) 1E031 = FMAX/(M3+XDDMAX) /10
21.013) 1E032 = XDDMAX/XDMAX/10+BETA+GAMMA/10
21.014) 1E033 = XDMAX/XMAX+BETA+GAMMA/100
21.015) 1E041 = FMAX/(M3+XDDMAX) /10
21.016) 1E042 = YDDMAX/YDMAX/10+BETA+GAMMA /10
21.017) 1E050 = YDMAX/YMAX/10+BETA+GAMMA /10
21.018) 1E110 = KFREQDBK
21.019) 1E120 = X3/XMAX
21.020) 1E130 = LO/LMAX
21.021) 1E140 = STRPOT

```



```

23.135) 1A135 = (DELX2+DELX3)/(DELMAX+DELMAX)
23.140) 1A140 = Y3/YMAX
23.141) 1A141 = X3/XMAX
23.142) 1A142 = L2/LMAX
23.143) 1A143 = SIN3+X3DD/XDDMAX
23.144) 1A144 = SIN2+X3DD/XDDMAX
23.145) 1A145 = SIN2
23.146) 1A146 = COS2
23.147) 1A200 = DELL2/DELMAX
23.148) 1A201 = 0.0
23.149) 1A202 = STR2
23.150) 1A203 = 0.0
23.151) 1A210 = Y30/YDMAX
23.152) 1A211 = F3X/FMAX
23.153) 1A212 = F3Y/FMAX
23.154) 1A220 = X30/XDMAX
23.155) 1A221 = F4X/FMAX
23.156) 1A222 = (F4Y+H4)/FMAX /2
23.157) 1A223 = F4M4/AMAX
23.158) 1A230 = F4M4N/FMAX
23.159) 1A231 = A3PL/AMAX
23.160) 1A232 = F3PLN/FMAX
23.161) 1A233 = A3MN/AMAX
23.162) 1A240 = F3M4N/FMAX
23.163) 1A241 = Y3/YMAX
23.164) 1A242 = Y3/YMAX
23.165) 1A243 = Y2/YMAX
23.166) 1A244 = X3/XMAX
23.167) 1A245 = V4M4N/VMAX
23.168) 1A246 = V3PLN/VMAX
23.169) 1A247 = V3M4N/VMAX
23.170) 1A300 = -COS3+Y4DD/YDDMAX
23.171) 1A301 = -COS3+Y3DD/YDDMAX
23.172) 1A302 = -COS3+Y3DD/YDDMAX
23.173) 1A310 = (L2+L3)/(L2+L3+DELMAX)
23.174) 1A311 = DELX3+DELX3/(DELMAX+DELMAX)
23.175) 1A312 = L3/LMAX
23.176) 1A313 = SIN3+F3PLN/FMAX
23.177) 1A314 = SIN3+F3M4N/FMAX
23.178) 1A320 = -COS3+T3/TMAX
23.179) 1A321 = COS2+T2/TMAX
23.180) 1A341 = Y3/YMAX
23.181) 1A342 = X3/XMAX
23.182) 1A343 = SIN3+F4M4N/FMAX
23.183) 1A344 = COS3+F3PL4/FMAX
23.184) 1A401 = SIN3
23.185) 1A402 = X+D/XDMAX
23.186) 1A403 = SIN3
23.187) 1A410 = X+D/XMAX
23.188) 1A412 = Y+D/YDMAX
23.189) 1A413 = COS3
23.190) 1A420 = Y+D/YMAX
23.191) 1A423 = COS3+T3/TMAX
23.192) 1A433 = SIN3+T3/TMAX
23.193) 1A534 = -COS3+F4M4N/FMAX
23.194) 1A541 = -COS2+F3M4N/FMAX
23.195) 1A542 = SIN3+T3/TMAX
23.196) 1A544 = SIN2+T2/TMAX
23.197) 1A554 = SIN3+X+DD/XDDMAX
23.198) 1A601 = Y3/YMAX
23.199) 1A603 = COS3
23.200) 1A604 = SIN2
23.201) 1A614 = X3/XMAX
23.202) 1A631 = SIN3
23.203) 1A632 = COS3
23.204) 1A700 = COS2
23.205) 1A000 = X+DD/XDDMAX
23.206) "PART 23 DONE"
23.207) "PART 25"
23.208) 1F100 = J4M4N/FMAX

```





```

33.554)      1A554 = 1A631+1A000
33.603)      1A603 = 1A124
33.604)      1A604 = 1A154
33.614)      1A614 = 1A030
33.631)      1A631 = 1A403
33.632)      1A632 = 1A413
33.700)      1A700 = 1A155
33.900)      1A000 = (10+1P000)
33.998)      "PART 33 DONE":
"PART
35":
35.100)      1F100 = ABS(1A251)+1A251+FGSET
35.101)      1F101 = ABS(1A252)+1A252+FGSET
35.120)      1F120 = ABS(1A253)+1A253+FGSET
35.130)      1F130 = ABS(1A402)+1A402+FG+SELT
35.131)      1F131 = ABS(1A412)+1A412+FG+SEI
35.998)      "PART 35 DONE":
"PART
80":
80.001)      "PRINT OPTIONS" NORMAL;
80.010)      "PRINT VAR LIST?" PR=0, PR=
80.020)      (PR=0)? 80.998:
80.030)      "VAR LIST ON LP1":
80.040)      @LP1,0) @D,F)
80.050)      "HOT VARIABLE LIST": 1.001, 1.002, @VAR:
80.060)      @11,0)
80.998)      "PART 80 DONE":
"PART
90":
90.001)      "USEFUL COMMANDS"
90.010)      "LP1 ASSIGNS": @S,@LP1,0) @D,@LP1,0)
90.020)      "T1 ASSIGNS": @S,@T1,0) @D,@T1,0)
90.040)      "PROGRAM LISTING ON LP1": @LP1,0) @D,F) @PAR: @T1,0)
"HOT INP.1 DONE":
DUNE,

```

**DTNSRDC ISSUES THREE TYPES OF REPORTS**

**(1) DTNSRDC REPORTS, A FORMAL SERIES PUBLISHING INFORMATION OF PERMANENT TECHNICAL VALUE, DESIGNATED BY A SERIAL REPORT NUMBER.**

**(2) DEPARTMENTAL REPORTS, A SEMIFORMAL SERIES, RECORDING INFORMATION OF A PRELIMINARY OR TEMPORARY NATURE, OR OF LIMITED INTEREST OR SIGNIFICANCE, CARRYING A DEPARTMENTAL ALPHANUMERIC IDENTIFICATION.**

**(3) TECHNICAL MEMORANDA, AN INFORMAL SERIES, USUALLY INTERNAL WORKING PAPERS OR DIRECT REPORTS TO SPONSORS, NUMBERED AS TM SERIES REPORTS; NOT FOR GENERAL DISTRIBUTION.**