

AD-A040 873

STANFORD UNIV CALIF STANFORD ELECTRONICS LABS
PERFORMANCE BOUNDS FOR PARALLEL PROCESSORS.(U)
NOV 76 R B LEE
SU-SEL-77-002


F/G 12/1


UNCLASSIFIED

N00014-75-C-0601
NL

1 OF 1

AD
A040873





MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A

ADA 040873

SU-SEL 77-002 ✓

①
NW

PERFORMANCE BOUNDS FOR PARALLEL PROCESSORS

by
Ruby Bei-Loh Lee

DDC
JUN 23 1977
B

Technical Report No. 125

November 1976

code 427

Reproduction in whole or in part is permitted
for any purpose of the United States Government.

DISTRIBUTION STATEMENT A

Approved for public release;
Distribution Unlimited

HU INU. —
DDC FILE COPY

DIGITAL SYSTEMS LABORATORY
STANFORD ELECTRONICS LABORATORIES
STANFORD UNIVERSITY • STANFORD, CALIFORNIA



SU-SEL 77-002 ✓

PERFORMANCE BOUNDS FOR PARALLEL PROCESSORS

by

Ruby Bei-Loh Lee

November 1976

Technical Report No. 125

Digital Systems Laboratory
Departments of Electrical Engineering and Computer Science
Stanford University
Stanford, California 94305

ACCESSION for		
NTIS	White Section	<input checked="" type="checkbox"/>
DDC	Buff Section	<input type="checkbox"/>
UNANNOUNCED		<input type="checkbox"/>
JUSTIFICATION		
<i>After on file</i>		
BY		
DISTRIBUTION/AVAILABILITY CODES		
Dist.	ATAIL.	INC./OR SPECIAL
A		1

(See 1473)

The work described herein was supported by the Joint Services Electronics Program under Contract No. N00014-75-0601.

e

Digital Systems Laboratory
Departments of Electrical Engineering and Computer Science
Stanford University
Stanford, California 94305

Technical Report No. 125

November 1976

PERFORMANCE BOUNDS FOR PARALLEL PROCESSORS

by
Ruby Bei-Loh Lee

ABSTRACT

A general model of computation on a p-parallel processor is proposed, distinguishing clearly between the logical parallelism (p^* processes) inherent in a computation, and the physical parallelism (p processors) available in the computer organization. This shows the dependence of performance bounds on both the computation being executed and the computer architecture. We formally derive necessary and sufficient conditions for the maximum attainable speedup of a p-parallel processor over a uniprocessor to be $S_p \leq \min(\frac{p}{\ln p}, \frac{p^*}{\ln p^*})$, where $\ln p$ approximates H_p , the pth. harmonic number. We also verify that empirically-derived speedups are $O(\frac{p^*}{\ln p^*})$. Finally, we discuss related performance measures of minimum execution time, maximum efficiency and minimum space-time product.

The work described herein was supported by the Joint Services Electronics Program under Contract No. N00014-75-C-0601.

TABLE OF CONTENTS

1. INTRODUCTION	1
. Controversial Views	1
2. PROBLEM DEFINITION	4
. A Model of Computation on a P-Parallel Processor	4
. Definition of Performance Measures	5
. Immediate Results	5
3. DERIVATION OF TIGHTER UPPER BOUND FOR SPEEDUP	7
. Typical Speedup Ratios	7
. Intuitive Motivation of the Expression $S_p < \frac{p}{\ln p}$	9
. Theoretical Derivation	11
. Comparison With Empirical Results	17
4. RELATED PERFORMANCE MEASURES	19
. Minimum Execution Time	19
. Maximum Efficiency	20
. Minimum Space-Time Product	20
5. CONCLUSION	21

BIBLIOGRAPHY

1. INTRODUCTION

The purpose of this paper is to estimate the maximum attainable speedup of a computation, executing on a computer organization, within a given technology. The questions we ask are: What is the minimum execution time, and hence the maximum speedup, of a given computation, assuming unlimited computer resources? Then, given a particular type of computer organization, we ask what aspects of a computation affect the raw speed of this computer and to what extent?

The computer organization we wish to consider is one where p identical processors operate in parallel on different instructions. This belongs to the general class of MIMD (Multiple Instruction Multiple Data) organizations [1]. We wish to study the speedup attainable by varying the number, p , of processors used. The basis of comparison is always that of the uniprocessor where $p=1$. Since the parameter of concern is the number of processors, p , we will assume that there are unlimited supplies of memories and input-output devices so that the computation is always processor-bound, with no delays due to memory faults and interference, or device interrupts.

There are many motivations for considering the parallel processor organization. The first is that it has immediate practical appeal. The rapidly decreasing cost of LSI microprocessors makes it economically feasible to consider using a whole army of processors within the computer architecture to speedup a computation, even at reduced efficiency of each component processor. No longer is the processor the hallowed CPU (Central Processing Unit), or the most valuable resource which has to be utilized with the greatest efficiency. Of course, an acceptable level of efficiency has to be obtained, but more importantly, we need to find out what sort of speedup is in fact possible by increasing the number of processors, even if we ignore the problems of control and communication which must accompany the cooperation and competition between these processors. This brings us to our second basic motivation for studying the parallel processor organization.

Controversial Views

In fact, quite a lot of controversy and "folklore" has built up around the issue of speedup bounds for parallel processors. It is clear that the nature of the computation will limit the maximum performance of the parallel processors, but to what extent?

Amdahl [8] suggested that the amount of strictly serial operations inherent in a computation point to a uniprocessor approach to computing, if some "acceptable" level of efficiency is to be achieved. The model that he used, however, was very simple where the number of processors that could be used at any time was either 1 or p . In this paper, we take the more general approach where any number of processors between 1 and the maximum number p , may be used simultaneously.

Another view, which has come to be known as "Minsky's Conjecture", suggests that the speedup is proportional to $\log_2 p$ in most cases [6,7]. Flynn [1] has supported this view for SIMD (Single Instruction Multiple Data) organizations, and has proposed an explanation for it based on a special kind of nested branching degradation in the program. It is not clear whether such kind of branching degradation does in fact occur in programs, and if so, how common this is. Perhaps what is more important is that we must somehow specify, in terms of the parameters of a general model of computation, the conditions under which certain speedup bounds are the maximum (or minimum, or average) attainable. Then, by empirical observations of program behavior, we can see if such conditions are indeed met. This is the approach that we take, in this paper, to the problem of finding speedup bounds for parallel processors.

If we do find that, "in all but a finite number of exceptions", the speedup is proportional to $\log_2 p$, then the parallel processor organization is obviously not a very effective speedup mechanism. For example, to achieve an order of magnitude speed improvement, 3 orders of magnitude more processors have to be used, with an efficiency of only 1% of the uniprocessor. Fortunately, the rather extensive empirical experiments of Kuck, et al [3,4,5], show that the attainable speedup is almost always better than $\log_2 p$.

Kuck, et al [3,4,5,] have written a fairly sophisticated program analyser which accepts, as input, an ordinary program written for execution on a uniprocessor, and turns it into a program suitable for execution on a system with p^* parallel processors, where p^* is the maximum number of processors which can be simultaneously used in the converted program. The point, of course, is to minimize the execution time of the converted program, since the maximum speedup is inversely proportional to the minimum execution time. Based on experiments using this analyser, Kuck has proposed the following observations [3]:

"For many ordinary Fortran programs (with $T_1 \leq 10,000$), we can find p such that

$$(1) T_p = \alpha \log_2 T_1, \text{ for } 2 \leq \alpha \leq 10$$

and (2) $p \leq \frac{T_1}{.6 \log_2 T_1}$

such that

$$(3) S_p \geq \frac{T_1}{10 \log_2 T_1} \text{ and } E_p \geq .3 "$$

Here T_1 is the time taken by the uniprocessor, T_p is the time taken by p parallel processors, S_p is the speedup and E_p is the efficiency.

We notice three points: he has chosen to express speedup in terms of T_1 , the time taken by a uniprocessor, rather than p , the number of processors used. This is because he almost always uses a system with p^* parallel processors, where p^* is the maximum number of processors that can be simultaneously used, according to the result of his program analyser.

The second point of difference is that he considers the lower bound for speedup, whereas in this paper, we are interested in the upper bound.

The third point is that he has not given any theoretical proof of his empirically-derived formula.

However, his experimental results form the main source of raw data, with which one may compare any speedup bounds obtained by non-empirical methods, like the mathematical derivations used in this paper. Also, we have used essentially the same definitions (see next section) of the performance measures of T_p , S_p and E_p . It was indeed gratifying to discover that the upper bound for speedup, $S_p < \frac{p}{1 + p}$, that we found by mathematical observations agreed very well with Kuck's experimental results.

Footnote: \ln is the natural logarithm (base e) function, differing from the logarithm to any other base, by only a constant, since $\log_a x = \left(\frac{1}{\log_b a} \right) \cdot \log_b x$

2. PROBLEM DEFINITION

The problem is to find the bounds on the performance improvement of a p-parallel processor over a uniprocessor, for a given computation.

A Model of Computation on a P-Parallel Processor

A computation is a sequence of steps. At each step s , a finite number, k , of instructions may be simultaneously executed. Step s is then said to contain k parallel processes. The relevant parameters for any given computation are:

- (i) p^* : the maximum number of parallel processes contained in any step of the computation
- (ii) $\{r_i, 1 \leq i \leq p^*\}$: The probability that i parallel processes are contained in a single step, $\sum_{i=1}^{p^*} r_i = 1$.
- (iii) T_1 : the time taken to execute the whole computation by a uniprocessor (equivalent to the total number of instructions executed).

A p-parallel processor is a computer organization with p identical processors, each of which is capable of executing one instruction (not necessarily the same type of instruction) per time-unit. A time-unit is defined to be the amount of time taken by a uniprocessor (or 1-parallel processor) to execute one instruction, and each instruction is assumed to take the same amount of time for execution. Any number of processors, from 1 to p , may execute simultaneously in a time-unit. The relevant parameters for any given p-parallel processor are:

- (i) p : the maximum number of parallel processors in the computer organization
- (ii) $\{q_i, 1 \leq i \leq p\}$: the probability that i parallel processors are simultaneously used in a time-unit, $\sum_{i=1}^p q_i = 1$.

The execution of a computation on a p-parallel processor consists of a mapping from steps in the computation to time-units in the computer organization,

and a corresponding mapping of the probabilities $\{r_i, 1 \leq i \leq p^*\}$ inherent in the computation to $\{q_i, 1 \leq i \leq p\}$ for the p -parallel processor. If $p \geq p^*$, the mapping is clearly:

$$q_i = \begin{cases} r_i, & 1 \leq i \leq p^* \\ 0, & p^*+1 \leq i \leq p \end{cases}$$

Hence, for $p \geq p^*$, the number of time-units taken for execution is equal to the number of steps originally present in the computation, and the computation is said to be executing at maximum speed.

If $p < p^*$, the mapping is not unique, and we will assume that the "optimal mapping" has been used, i.e., the resulting values of q_i correspond to the minimum execution time on the given p -parallel processor.

Definition of Performance Measures

- (1) T_p is the number of time-units taken by a p -parallel processor to execute a given computation.
- (2) S_p is the speedup of the p -parallel processor over the uniprocessor, for the same computation:

$$S_p = \frac{T_1}{T_p} = \frac{\text{execution time on uniprocessor}}{\text{execution time on } p\text{-parallel processor}}$$

- (3) E_p is the efficiency of the p -parallel processor

$$E_p = \frac{S_p}{p}$$

(E_p compares the actual execution bandwidth, S_p , to the maximum possible bandwidth, p).

- (4) ST_p is the space-time product for executing a given computation on a p -parallel processor:

$$ST_p = pT_p$$

(The relative space-time product, $\frac{ST_p}{ST_1}$, is inversely proportional to

the efficiency, E_p , and can be said to measure the "cost" of using the p -parallel processor compared with a uniprocessor.)

Immediate Results

Fact 2.1: The execution time taken by a p -parallel processor, for a given computation, is

$$T_p \geq T_1 \sum_{i=1}^p \left(\frac{q_i}{i} \right)$$

Fact 2.2: The speedup of a p-parallel processor, for a given computation, is

$$S_p \leq \frac{1}{\sum_{i=1}^p \left(\frac{q_i}{i}\right)}$$

Fact 2.3: For any given computation, the absolute lower bound on the execution time is

$$T_{p^*} \geq T_1 \sum_{i=1}^{p^*} \left(\frac{r_i}{i}\right)$$

Fact 2.4: For any given computation, the absolute upper bound on the speedup attainable is

$$S_{p^*} \leq \frac{1}{\sum_{i=1}^{p^*} \left(\frac{r_i}{i}\right)}$$

Fact 2.5: $1 \leq S_p \leq \min(p, p^*)$

The above results are stated without proof since they are derived directly from the definitions.

We note that Facts 2.1 and 2.2 are architecture-dependent bounds, whereas Facts 2.3 and 2.4 are computation-dependent bounds. The inequalities in Facts 2.1 to 2.4 may be replaced by equalities, if we do not insist that T_p be expressed as an integral number of time-units. Also, in Facts 2.1 and 2.2, we can implicitly take care of the probability that all processors are idle if we interpret q_1 as the probability that 0 or 1 processors are used in a time-unit.

Fact 2.5 illustrates that, in general, the performance is limited by both the architecture and the computation being executed.

3. DERIVATION OF TIGHTER UPPER BOUND FOR SPEEDUP

Typical Speedup Ratios

It seems clear that the nature of the computation (or "program behavior") will limit the actual speedup obtainable by using a p -parallel processor. It is therefore instructive to review some of the best speedup ratios obtained in the past, for various specialized types of computations. Such typical speedup ratios are on the order of [9-13,3]:

- (i) $k_1 p$: matrix computations
- (ii) $k_2 \frac{p}{\log p}$: sorting
tridiagonal linear systems
linear recurrence relations
polynomial evaluation
evaluation of arithmetic expressions without division
- (iii) $k_3 \log p$: searching ordered list (actually $\log_2(p+1)$)
- (iv) k_4 : some nonlinear recurrence relations
(independent of p) some compiler routines

In each case, the k_i are some constants, and the p often refer to the maximum number of logical parallel processes within the computation, rather than to the maximum number of physical parallel processors actually present in the computer system. Hopefully, we have eliminated this kind of confusion in our model, by using p^* for the maximum number of processes, and p for the maximum number of processors.

We note the following points:

- (1) The types of computations which have a linear speedup, proportional to $k_1 p$ for $k_1 \leq 1$, are rather rare. They tend to have large amounts of inherent iterative structure, acting on disjoint domains.
- (2) Since it is clear from Fact 2.5 that in fact $S_p \leq p$ for all computations, the upper bound of $k_1 p$ does not give us any more information.
- (3) That the speedup of computations can be independent of p is also clear from Fact 2.5 ($S_p \leq p^*$) and Fact 2.2, where

$$S_p \leq \frac{1}{\sum_{i=1}^p \frac{q_i}{i}} \leq \frac{1}{q_1}, \text{ since each term is non-negative.}$$

It is interesting to note that the speedup is limited by the reciprocal of the proportion of time that at most 1 processor is used, i.e., by the inherent serial nature of the computation. This is essentially similar to Amdahl's argument in favor of uniprocessors, and also agrees well with empirical data from various sources. For example Flynn [2] cites statistics that 16.5% of the instructions executed in "General Technical" type computations are conditional (nonresolvable) branch instructions. Also, studies on the Atlas machine in England [22] indicate that conditional branch instructions form about 10% of all instructions executed. Since it is often hypothesized that conditional branches introduce inherent serialism into computations, we could say that empirical data suggest that $q_1 \geq 0.1$, agreeing with Amdahl's "private statistics". Hence, this implies that $S_p \leq 10$. In fact, Kuck's [3] experimental results for the value of S_p , averaged over a large class of different types of computations is $S_p \sim 9.8$. Fortunately, however, the variance is large, and many individual types of computations have speedups greater than this.

This processor-independent upper bound of $S_p \leq \frac{1}{q_1}$ is even more sobering when we consider that q_1 includes not only the probability that 1 processor is used, but also the probability that all processors are idle. Hence, if the system's resources are not well-balanced, e.g., delays due to memory faults dominate the execution time, then the probability that all processors will be idle will be very high, jacking up the value of q_1 , irregardless of the number, p , of physical parallel processors. Hence $S_p \sim 0(\frac{1}{q_1})$, for all p , a most gloomy proposition. Intuitively, this is clear:

Observation 3.1:

- (i) $S_p \leq \frac{1}{q_1}$, for all p . If q_1 is large, then $S_p \sim \frac{1}{q_1} \sim 1$, since $0 < q_1 \leq 1$, and increasing the number of processors will not speed up the computation.
 - (ii) q_1 will be large if the computation is not processor bound and/or the computation is highly serial in nature.
- (4) On the more optimistic side, we note that many types of computations can achieve higher speedups. Of the two remaining typical speedup

ratios, $O(\frac{p}{\log p})$ is achieved by more types of computations than the lower value of $O(\log p)$. This suggests that we examine the bound $\frac{p}{\log p}$ more closely.

Intuitive Motivation of the Expression $S_p < \frac{p}{\ln p}$

It is clear from Fact 2.5 that all computations executing on all p -parallel processors, have a maximum speedup of $O(p)$.

It is our intent to try to establish the next tighter bound $O(\frac{p}{\log p})$, and show the conditions under which this is the maximum attainable speedup. We will first try to motivate the discussion by giving the following graphical or physical interpretation to the crucial expression, $\sum_{i=1}^p \frac{q_i}{i}$, in both the T_p and S_p bounds

(see Facts 2.1 to 2.4).

Let $f(i) = \frac{1}{i}$, for $i=1,2,\dots,p$. Then since q_i are probabilities which sum to 1, the expression $\sum_{i=1}^p \frac{q_i}{i}$ is clearly the weighted average, or mean, of the function.

The graph of $f(i)$ versus i is plotted in Figure 1, for $p=6$.

If we give each value of $f(i)$ equal weight, then $q_1=q_2=\dots=\frac{1}{p}$ and

$$\sum_{i=1}^p \frac{q_i}{i} = \frac{1}{p} \left(\sum_{i=1}^p \frac{1}{i} \right) = \frac{H_p}{p}, \text{ where } H_p \text{ is the } p\text{th. Harmonic number, defined as}$$

follows:

Definition 3.1 : $H_p = \sum_{i=1}^p \frac{1}{i}$, called the p th harmonic number.

The expression $\frac{H_p}{p}$ will be fundamental in establishing our speedup bound. It

is "well-known" in mathematical circles (see e.g., [21]) that

Fact 3.1: $H_p = \ln p + \gamma + \frac{1}{2p} - \frac{1}{12n^2} + \frac{1}{120n^4} - \epsilon$

where $\gamma = 0.57721\dots$, called "Euler's constant"

$$0 < \epsilon < \frac{1}{252n^6}$$

Hence, $H_p = \ln p + \gamma + O(1)$
 $> \ln p$




Figure 1: GRAPH OF $f(i) = \frac{1}{i}$ VERSUS i




Figure 2: GRAPH OF $f(i) = \frac{1}{i}$ VERSUS i , WITH WEIGHTS q_i

Note: (1) $\sum_{i=1}^6 q_i = 1$

(2) In the Equally-Likely Hypothesis (E.L.H.), we have $q_1 = q_2 = \dots = q_6 = \frac{1}{6}$, with mean $= \frac{H_6}{6}$ and "balance-point" $= \frac{5}{6}$ as shown.

Next, we note that $f(i)$ is a strictly decreasing function, so that if we assign the "weights" q_i such that the smaller values of i get larger values of q_i , then the "balance-point" of the curve $f(i)$ will shift to the left, and the mean of $f(i)$, viz, $\sum_{i=1}^p \left(\frac{q_i}{i} \right)$, will be greater than the equally-weighted case, $\frac{H_p}{p}$. (The reverse situation causes $\sum_{i=1}^p \left(\frac{q_i}{i} \right) < \frac{H_p}{p}$). See Figure 2.

In terms of the p -parallel processor, "assigning larger values of q_i to smaller values of i " simply means that "the probability that a smaller number of processors is used in a time-unit is greater than the probability that a larger number of processors is used". This seems to be a very general condition that is usually satisfied in practice. We will formalise these ideas in the next section.

Theoretical Derivation

In Lemma 3.1, we consider the "Equally-Likely Hypothesis" to derive $S_p < \frac{p}{\ln p}$. The fundamental theorem (theorem 3.1) then specifies precisely, the necessary and sufficient conditions on the computation for the upper bound $S_p < \frac{p}{\ln p}$ to hold.

In corollaries 3.1 and 3.2, we show some less general, but sufficient conditions for the upper bound to hold. These sufficient conditions are easier to check for in a given computation, and lend more easily to physical interpretation.

In corollary 3.3, we show that the upper bound for S_p need not necessarily decrease when we use less physical processors, p , than the maximum number of logical processes, p^* , present in the computation. This is due to the probability distribution of the actual number of processors used, as indicated by the necessary and sufficient conditions given in Theorem 3.1.

Finally, in corollaries 3.4 to 3.6 we summarize our results, and plot them in Figures 5 to 7.

Lemma 3.1 If $q_1=q_2=\dots=q_p$ and $\sum_{i=1}^p q_i = 1$, then $S_p \leq \frac{p}{H_p} < \frac{p}{\ln p}$

Proof: $S_p \leq \frac{1}{\sum_{i=1}^p \frac{q_i}{i}}$ by Fact 2.2

$$= \frac{1}{\frac{1}{p} \sum_{i=1}^p \frac{1}{i}}$$
 since $q_1=q_2=\dots=q_p$ and $\sum_{i=1}^p q_i=1$

$$= \frac{p}{H_p}$$
 by definition of H_p

$$< \frac{p}{\ln p}$$
 since $H_p > \ln p$, by Fact 3.1 □

Theorem 3.1 (Necessary and Sufficient Conditions for $S_p < \frac{p}{\ln p}$)

$$S_p < \frac{p}{H_p} < \frac{p}{\ln p} \quad \text{iff} \quad \sum_{i=1}^p \frac{q_i - \frac{1}{p}}{i} \geq 0, \quad \sum_{i=1}^p q_i = 1$$

Proof: $S_p < \frac{p}{H_p} \Rightarrow \frac{1}{\sum_{i=1}^p \frac{q_i}{i}} < \frac{p}{H_p} \Rightarrow \sum_{i=1}^p \frac{q_i}{i} \geq \frac{H_p}{p}$

$$\Rightarrow \sum_{i=1}^p \frac{q_i - \frac{1}{p}}{i} \geq 0$$

$$\sum_{i=1}^p \frac{q_i - \frac{1}{p}}{i} \geq 0 \Rightarrow \sum_{i=1}^p \frac{q_i}{i} \geq \frac{H_p}{p} \Rightarrow S_p < \frac{1}{\sum_{i=1}^p \frac{q_i}{i}} < \frac{p}{H_p}$$

That $\frac{p}{H_p} < \frac{p}{\ln p}$ follows from Fact 3.1 □

Hence, we have shown that under certain general circumstances, the maximum speedup for a p-parallel processor is less than $\frac{p}{\ln p}$, and we have found necessary and sufficient conditions for this to be true.

The condition $\sum_{i=1}^p \frac{q_i - \frac{1}{p}}{i} \geq 0$, may be interpreted as follows:

Let $\epsilon_i = q_i - \frac{1}{p}$

Let $A = \sum_{\epsilon_i > 0} \frac{\epsilon_i}{i}$, $B = \sum_{\epsilon_i < 0} \frac{\epsilon_i}{i}$

Then $A \geq B$

In words, this means that for all those i , where the probability of using i processors is greater than $\frac{1}{p}$, then the sum of these differences (ϵ_i), weighted by $\frac{1}{i}$, is the term A. B is the sum of the differences (ϵ_i), weighted by $\frac{1}{i}$, where the probability of using i processors is less than $\frac{1}{p}$. The condition requires the positive sum, A, to be greater than the negative sum, B.

For example, since the function $f(i) = \frac{1}{i}$, $i=1,2,\dots,p$, is a strictly decreasing function, then if the q_i are also non-increasing, i.e., $q_1 \geq q_2 \geq \dots \geq q_p$, then clearly the above condition is satisfied, and $S_p < \frac{p}{\ln p}$.

This is stated in the following corollary:

Corollary 3.1 If $q_1 \geq q_2 \geq \dots \geq q_p$ and $\sum_{i=1}^p q_i = 1$, then $S_p < \frac{p}{\ln p}$

Proof: If $q_1 \geq q_2 \geq \dots \geq q_p$ then $\exists k$ such that

$$\begin{cases} q_i \geq \frac{1}{p} & \text{for } 1 \leq i \leq k \\ q_i < \frac{1}{p} & \text{for } k+1 \leq i \leq p \end{cases}$$

Also, since $\sum_{i=1}^p q_i = 1$, we have $\sum_{i=1}^k (q_i - \frac{1}{p}) = - \sum_{i=k+1}^p (q_i - \frac{1}{p}) \geq 0$

$$\therefore \sum_{i=1}^p \frac{q_i - \frac{1}{p}}{i} = \sum_{i=1}^k \frac{q_i - \frac{1}{p}}{i} + \sum_{i=k+1}^p \frac{q_i - \frac{1}{p}}{i}$$

$$\geq \left(\sum_{i=1}^k q_i - \frac{1}{p} \right) \cdot \left[\frac{1}{k} - \frac{1}{k+1} \right]$$

$$\geq \left(\sum_{i=1}^k q_i - \frac{1}{p} \right) \cdot \left[\frac{1}{k(k+1)} \right]$$

≥ 0 , since each term is positive. □

We note that Lemma 3.1, or the equally-likely hypothesis is just the special case of Corollary 3.1, when $q_1 = q_2 = \dots = q_p$.

From the proof of Corollary 3.1, it is clear that we do not need the q_i to be decreasing with increasing i . All that is required is that there is a k for which the values of q_i , for $i \leq k$, are greater than or equal to $\frac{1}{p}$, and the values of q_i , for $i > k$, are less than $\frac{1}{p}$. This leads to the

following corollary which gives a sufficient condition for $S_p < \frac{p}{\ln p}$ that is more general than that of $q_1 \geq q_2 \geq \dots \geq q_p$.

Corollary 3.2 If $\exists k$ such that $\begin{cases} q_i \geq \frac{1}{p}, & \text{for } 1 \leq i \leq k, \text{ and} \\ q_i < \frac{1}{p}, & \text{for } k+1 \leq i \leq p \end{cases}$

$$\sum_{i=1}^p q_i = 1, \text{ then } S_p < \frac{p}{\ln p}$$

Proof: same as for corollary 3.1

Actually, the tightest upper bound that we have derived in Theorem 3.1 is that $S_p \leq \frac{p}{H_p}$ iff $\sum_{i=1}^p \frac{q_i - \frac{1}{p}}{p} \geq 0$. Also we know from Fact 2.4 that the maximum speedup attainable for a given computation (assuming unlimited processors, i.e., $p \geq p^*$) is $S_{p^*} \leq \frac{p^*}{H_{p^*}}$. For $p < p^*$, we intuitively expect a decrease in the speedup. However, we can show that, in fact, the upper bound of the speedup for $p < p^*$ need not necessarily be decreased.

Corollary 3.3 $\exists p < p^*$ such that $S_p > \frac{p}{H_p}$ when $S_p \leq \frac{p}{H_p}$ for $p \geq p^*$

Proof: Let $q_i, 1 \leq i \leq p^*$ be such that $S_p \leq \frac{p^*}{H_{p^*}} \leq \frac{p}{H_p}$ for $p \geq p^*$.

Let $a_i, 1 \leq i \leq p$, be the probability that i processors will be used when $p < p^*$.

$$\text{Let } a_i = q_i = \frac{1}{p^*}, \text{ for } 1 \leq i \leq p-1, \text{ and } a_p = \sum_{i=p}^{p^*} q_i = \frac{p^* - p + 1}{p^*}$$

$$\text{Now, } \sum_{i=1}^p \frac{a_i}{i} = \sum_{i=1}^{p-1} \frac{1}{p^* i} + \frac{p^* - p + 1}{p \cdot p^*} = \frac{1}{p^*} \left(H_{p-1} + \frac{1}{p} + \frac{p^* - p}{p} \right)$$

$$= \frac{1}{p^*} \left(\frac{1}{2} + \frac{1}{3} + \dots + \frac{1}{p} \right) + \frac{1}{p}$$

$$< \frac{1}{p} \left(\frac{1}{2} + \dots + \frac{1}{p} \right) + \frac{1}{p} = \frac{H_p}{p}$$

$$\therefore S_p = \frac{1}{\sum_{i=1}^p \frac{a_i}{i}} > \frac{p}{H_p} \quad \square$$

It should be noted that we have used the expression $\frac{p}{\ln p}$ as an approximation to the (tighter) upper bound of $\frac{p}{H_p}$, because $\ln p$ is a more well-tabulated and easily-recognized function than H_p . In fact, $H_p \rightarrow \ln p$ as $p \rightarrow \infty$. But for small values of p , especially of $p \leq 8$, we should really use the actual upper bound of $\frac{p}{H_p}$, since $\frac{p}{\ln p}$ shows some anomalous behavior which is not exhibited by $\frac{p}{H_p}$, e.g., $\frac{p}{H_p}$ has a minimum point at $p=3$, whereas $\frac{p}{\ln p}$ is a strictly increasing function. Also, for $p=1$, $\frac{p}{\ln p}$ is undefined whereas $\frac{p}{H_p} = 1$.

The results of this chapter are summarized in the following figures and corollaries:

Figure 3 shows the speedup, S_p , versus p , for one fixed computation (i.e., p^* is fixed at 36, p is variable). We note that a maximum speedup of an order of magnitude ($S_p \leq 10$) is attainable when $p^*=36$, in cases (i) and (ii). In any case, the speedup cannot be greater than p^* . Hence, no improvement in speed can result from using more physical processors, p , than the maximum number of logical parallel processes, p^* , in the computation.

Figure 4 shows the speedup, S_p , versus p^* , for one fixed p -parallel processor (i.e., p is fixed at 16 processors, p^* is variable). This time, the speedup for different computations depends on whether the computation has more inherent parallelism, p^* , than the computer system, with a fixed number p of parallel processors, or not.

Figure 5 considers the maximum attainable speedup, S_{p^*} , of each computation, over all possible computations. Hence, in each case, we choose a computer organization with $p=p^*$ processors, we see that S_{p^*} is limited by either of $\frac{p^*}{\ln p^*}$ or p^* .

We summarize the attainable speedup regions for one computation:

Corollary 3.4: For any given computation, one of the following is true:

$$(i) \quad S_p \leq \min \left(\frac{p}{\ln p}, \frac{p^*}{\ln p^*} \right) \text{ iff } \sum_{i=1}^p q_i - \frac{1}{p} \geq 0$$

$$(ii) \quad S_p \leq \min \left(p, \frac{p^*}{\ln p^*} \right) \text{ if } \sum_{i=1}^p q_i - \frac{1}{p} < 0 \text{ but}$$

$$\sum_{i=1}^{p^*} r_i - \frac{1}{p^*} \geq 0$$

$$(iii) \quad S_p \leq \min(p, p^*) \text{ otherwise}$$

We have established the fact that the speedup depends on both the architecture and the computation. However, we often wish to express speedup bounds solely in terms of the architecture in order that we may evaluate the performance of a particular architectural feature, e.g., the number of parallel processors available, p . The next corollary gives computation-independent speedup bounds:

Corollary 3.5

- (i) $S_p \leq \frac{p}{\ln p}$, iff $\sum_{i=1}^p q_i^{-\frac{1}{p}} \geq 0$
- (ii) $S_p \leq p$, otherwise.

Similarly, we can express the maximum speedup of any given computation, in the following purely computation-dependent speedup bounds:

Corollary 3.6

The maximum speedup of a given computation, assuming sufficient physical parallel processors ($p \geq p^*$) is:

- (i) $S_p \leq \frac{p^*}{\ln p^*}$, iff $\sum_{i=1}^{p^*} r_i^{-\frac{1}{p^*}} \geq 0$
- (ii) $S_p \leq p^*$, otherwise.

Comparison with Empirical Results

Kuck, et al [3-5] have written a sophisticated program analyser which turns ordinary Fortran programs written for uniprocessors into the format of a "computation" as defined in our model of computation on a p-parallel processor. They have then carried out experiments on a wide variety of programs to observe the speedup attainable by ordinary programs when a finite but unlimited number of parallel processors are available on which to execute these programs. In terms of parameters in our model, they have chosen $p=p^*$ processors, where p^* is determined for each program by their program analyser.

The eighty-six programs they have analysed are summarised into seven categories, as can be seen in Table 1. The average over these 7 categories is the entry labelled "ALL". As this work comprises perhaps the major experimental effort in the area of determining speedup ratios of programs on parallel processor systems, we cannot ignore these results. Hence we use these experimental results as raw data by which we compare our theoretically derived upper bound for speedup of $O(\frac{p^*}{\ln p^*})$. Kuck's results are plotted in figure 5, the graph of Sp^* versus p^* , and tabulated in Table 1. As can be seen, there is good agreement between Kuck's experimental results and corollary 3.6. Only 2 of the 7 categories exceed the $\frac{p^*}{\ln p^*}$ bound, viz, NUME and EIS. On examining these two types of computations in greater detail, we find that the two points they share in common are:

- (1) they have the two highest average number of nested DOs
- (2) they have the two highest average number of Assignment-Statement Blocks inside DO loops.

NUME contains standard numerical analysis programs and EIS are eigenvalue programs. We note that both these are matrix-type computations with a large amount of inherent parallelism.

They have a large number of iterative loops acting on disjoint elements in matrices. In the earlier section on "Typical Speedup Ratios", We have already mentioned that such types of computations have maximum speedup ratios of $k_1 p$, or linear with the number of processors available.

Since NUME and EIS consist of 18 out of a total of 86 programs studied, we can say that about 80% of the programs have speedups less than $\frac{p^*}{\ln p^*}$.

	p^*	T_1	T_{p^*}	S_{p^*} empirical	$S_p > \frac{T_1}{10 \log_2 T_1}$ Kuck	$S_p < \frac{p^*}{\ln p^*}$ Lee
GPSS	14	30	12	3.2	0.61	5.30
DYS	19	224	146	4.9	2.87	6.45
TIME	23	174	22	7.1	2.34	7.34
MISC	39	274	32	8.4	3.38	10.65
NUME	51	654	77	20.7	6.99	12.97
JAN	62	357	48	12.1	4.21	15.02
EIS	82	896	208	22.6	9.14	18.61
ALL	37	310	63	9.8	3.75	10.25

Table 1: Comparison with Kuck's Experimental Results

The first 4 columns ($p^*, T_1, T_{p^*}, S_{p^*}$) are taken directly from [3], and form the "raw data".

The 5th column gives Kuck's hypothesis for the lower bound for S_p .

The 6th column gives my theoretical upper bound of $S_p < \frac{p^*}{\ln p^*}$

The values in column 4 are plotted in Figure 5.

4. RELATED PERFORMANCE MEASURES

Based on the definitions in Chapter 2, we can obtain related performance bounds corresponding to corollaries 3.4, 3.5, and 3.6 for each of execution time T_p , efficiency E_p , and space-time product ST_p , for a p -parallel processor.

We will use the following notation:

$$\text{Condition A: } \sum_{i=1}^p q_i \cdot \frac{1}{i} \geq 0$$

$$\text{Condition B: } \sum_{i=1}^p q_i \cdot \frac{1}{i} < 0 \quad \text{but} \quad \sum_{i=1}^{p^*} r_i \cdot \frac{1}{i} \geq 0$$

We will state only those results corresponding to corollary 3.4, where the dependence of the performance bound on both the architecture and the computation is shown.

Minimum Execution Time

Theorem 4.1

For any given computation, one of the following is true:

- (i) $T_p \geq T_1 \cdot \max \left(\frac{\ln p}{p}, \frac{\ln p^*}{p^*} \right)$ iff condition A
- (ii) $T_p \geq T_1 \cdot \max \left(\frac{1}{p}, \frac{\ln p^*}{p^*} \right)$ if condition B
- (iii) $T_p \geq T_1 \cdot \max \left(\frac{1}{p}, \frac{1}{p^*} \right)$ otherwise

In Figure 6, we plot T_p versus p for a given computation (p^* fixed at 36). In Figure 7, we plot T_{p^*} versus p^* , for all possible computations.

From both figures, we can see that it is no use increasing the number of physical processors used beyond p^* , since the minimum execution time for the computation has a lower bound of either $\left(\frac{\ln p^*}{p^*}\right)T_1$ or $\left(\frac{1}{p^*}\right)T_1$, depending only on the probability distribution $\{r_i, 1 \leq i \leq p^*\}$ of the computation, independent of the computer system.

Maximum Efficiency

Theorem 4.2

For any given computation, one of the following is true:

- (i) $E_p \leq \min\left(\frac{1}{\ln p}, \frac{p^*}{p \cdot \ln p^*}\right)$ iff condition A
- (ii) $E_p \leq \min\left(1, \frac{p^*}{p \cdot \ln p^*}\right)$ if condition B
- (iii) $E_p \leq \min\left(1, \frac{p^*}{p}\right)$ otherwise

In Figure 8, we show E_p versus p for one fixed computation (i.e, p^* given). We note that the efficiency drops rapidly as we increase p . For case (i), with $p^*=36$, we achieve an order of magnitude speed improvement with a maximum efficiency of 0.28. Under any circumstances, there is no value in increasing p beyond p^* , since the maximum efficiency deteriorates at the rate of $\frac{1}{p}$, while the maximum speedup remains constant. (See also Figure 3)

In Figure 9, we show E_{p^*} versus p^* for all possible computations. This is the maximum attainable efficiency when $p=p^*$ processors are used, giving the maximum speedup, S_{p^*} . (See also Figure 5)

Minimum Space-Time Product

Theorem 4.3

For any given computation, one of the following is true:

- (i) $ST_p \geq T_1 \cdot \max(\ln p, \frac{p}{p^*} \ln p^*)$, iff condition A
- (ii) $ST_p \geq T_1 \cdot \max\left(1, \frac{p}{p^*} \ln p^*\right)$, if condition B
- (iii) $ST_p \geq T_1 \cdot \max\left(1, \frac{p}{p^*}\right)$ otherwise

In Figure 10, we plot ST_{p^*} versus p^* . For case (i), we see that the performance of the p -parallel processor, measured in terms of the relative space-time product (normalised by T_1), increases at least as $\ln p^*$.

5. CONCLUSIONS

We have defined a general model of computation on a p-parallel processor, and isolated performance measures by which we may evaluate the performance improvements, if any, of p-parallel processor systems over uniprocessor systems. We have shown how the performance depends on both the computer architecture and the computation, and distinguished clearly between the number of physical parallel processors available (p) and the maximum number of logical parallel processes (p*) inherent in the computation.

We then derived necessary and sufficient conditions, $\sum_{i=1}^p q_i - \frac{1}{p} \geq 0$ and $\sum_{i=1}^p q_i = 1$, under which:

- (i) speedup, $S_p \leq \min\left(\frac{p}{\ln p}, \frac{p^*}{\ln p^*}\right)$
- (ii) execution time, $T_p \geq T_1 \cdot \max\left(\frac{\ln p}{p}, \frac{\ln p^*}{p^*}\right)$
- (iii) efficiency, $E_p \leq \min\left(\frac{1}{\ln p}, \frac{p^*}{p} \cdot \frac{1}{\ln p^*}\right)$
- (iv) space-time product, $ST_p \geq T_1 \cdot \max\left(\ln p, \frac{p}{p^*} \cdot \ln p^*\right)$

In each case, $\ln p$ is an approximation for the pth. harmonic number H_p .

Despite the many different views that exist on the potential performance improvements of parallel processor systems over uniprocessor systems, the upper speedup bound, $S_p \leq \min\left(\frac{p}{\ln p}, \frac{p^*}{\ln p^*}\right)$, has never been established before. Furthermore, comparison with the extensive experimental results of Kuck et al indicate that empirical speedups obtained are indeed $O\left(\frac{p^*}{\ln p^*}\right)$.

Acknowledgement: I would like to thank my adviser, Professor Michael Flynn, who first introduced me to this subject.







Figure 3: S_p Versus p ($p^*=36$)

The Attainable Speedup Regions, for a Given Computation:

- (i)  $S_p \leq \min \left(\frac{p}{\ln p}, \frac{p^*}{\ln p^*} \right)$ iff $\sum_{i=1}^p \frac{q_i - \frac{1}{p}}{i} \geq 0$
- (ii)  $S_p \leq \min \left(p, \frac{p^*}{\ln p^*} \right)$ if $\sum_{i=1}^p \frac{q_i - \frac{1}{p}}{i} < 0$ but $\sum_{i=1}^{p^*} \frac{r_i - \frac{1}{p^*}}{i} \geq 0$
- (iii)  $S_p \leq \min (p, p^*)$ otherwise







Figure 4: S_p Versus p^* ($p=16$)

The Attainable Speedup Regions, for a Given p -Parallel Processor:

- | | | | |
|-------|---|---|-----------------------------|
| (i) |  | $S_p \leq \min \left(\frac{p}{\ln p}, \frac{p^*}{\ln p^*} \right)$ | } conditions as in Figure 3 |
| (ii) |  | $S_p \leq \min \left(p, \frac{p^*}{\ln p^*} \right)$ | |
| (iii) |  | $S_p \leq \min \left(p, p^* \right)$ | |






Figure 5: S_p^* Versus p^* ($p=p^*$)

The Maximum Attainable Speedup Regions, for all Computations:

(i)  $S_p^* \leq \frac{p^*}{\ln p^*}$, if $\sum_{i=1}^{p^*} r_i^{-\frac{1}{p}} \geq 0$

(ii)  $S_p^* \leq p^*$, otherwise

⊙ Kuck's experimental results







Figure 6: T_p Versus p ($p^*=36$)

- (i)  $T_p \geq T_1 \cdot \max \left(\frac{\ln p}{p}, \frac{\ln p^*}{p^*} \right)$
- (ii)  $T_p \geq T_1 \cdot \max \left(\frac{1}{p}, \frac{\ln p^*}{p^*} \right)$
- (iii)  $T_p \geq T_1 \cdot \max \left(\frac{1}{p}, \frac{1}{p^*} \right)$






Figure 7: T_p^* Versus p^* ($p=p^*$)

- (i)  $T_{p^*} \geq T_1 \cdot \frac{\ln p^*}{p^*}$, if $\sum_{i=1}^{p^*} r_i \frac{1}{i} \geq 0$
- (ii)  $T_{p^*} \geq T_1 \cdot \frac{1}{p^*}$, otherwise




Figure 8: E_p Versus $p(p^*=36)$

The Attainable Efficiency Regions for a given computation:

- (i) $E_p \leq \min(\frac{1}{\ln p}, \frac{p^*}{p \ln p^*})$
- (ii) $E_p \leq \min(1, \frac{p^*}{p \ln p^*})$
- (iii) $E_p \leq \min(1, \frac{p^*}{p})$






Figure 9: E_p^* Versus p^* ($p=p^*$)

The maximum Attainable Efficiency Regions, for all computations:

- (i)  $E_{p^*} \leq \frac{1}{\ln p^*}$, if $\sum_{i=1}^{p^*} \frac{r_i - 1}{i} \leq \frac{1}{p^*}$
- (ii)  $E_{p^*} \leq 1$, otherwise






Figure 10: ST_p^* Versus p^* ($p=p^*$)

- (i)  $ST_{p^*} \geq \ln p^*$, iff $\sum_{i=1}^{p^*} \frac{r_i - 1}{i} \geq 0$
- (ii)  $ST_p^* \geq 1$, otherwise

BIBLIOGRAPHY

1. Flynn, M. "Some Computer Organizations and their Effectiveness", IEEE TC Sept. 1972.
2. Flynn, M. "Trends and Problems in Computer Organizations", Information Processing 1974, North-Holland.
3. Kuck, D., et al, "Measurements of Parallelism in Ordinary Fortran Programs", 1973 Sagamore Computer Conference on Parallel Processing.
4. Kuck, D., Muraoka, Y., and Chen, S.C., "On the Number of Operations Simultaneously Executable in Fortran-like Programs and Their Resulting Speed-up", IEEE TC, 1972.
5. Kuck, D., "Parallel Processing of Ordinary Programs", Department of Computer Science, University of Illinois, November 1975.
6. Minsky, M., and Papert, S., "On Some Associative, Parallel, and Analog Computations", from "Associative Information Techniques", 1971.
7. Minsky, M., "Form and Content in Computer Science", JACM 17, April 1970.
8. Amdahl, G. M., "Validity of the Single Processor Approach to Achieving Large Scale Computing Capabilities", Proc AFIPS Conf. 1967.
9. Stone, H., "Problems of Parallel Computation", from "Complexity of Sequential and Parallel Numerical Algorithms", 1973 Academic Press.
10. Brent, R. P., "The Parallel Evaluation of Arithmetic Expressions Without Division", IEEE TC, May 1973.
11. Maruyama, K., "On the Parallel Evaluation of Polynomials", IEEE TC, Jan. 1973.
12. Karp and Miranker, "Parallel Minimax Search for a Maximum", J. of Comb. Theory 4, 1968, Pg. 19-35.
13. Kogge, P. and Stone, H., "A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations", Stanford University Tech. Report 25, March 1972.
14. Ramamoorthy, C.V. and Gonzalez, M. J., "A Survey of Techniques for Recognizing Parallel Processable Streams in Computer Organizations, AFIPS Conf. Proceedings, FJCC, 1969.
15. Bernstein, A. "Analysis of Programs for Parallel Processing", IEEE TC 1966.
16. Chen, T.C., "Unconventional Superspeed Computer Systems", Proc. AFIPS, SJCC 1971.
17. Davis, E.W., Jr., "Concurrent Processing of Conditional Jump Trees", COMPCON 72, IEEE Computer Society Conf. Proc. 1972.

18. Yu, P., "Some Notes on the Log Conjecture for Parallel Processors"
Stanford University, DSL Tech. Note 90, June 76.
19. Riseman, E. and Caxton, C., "The Inhibition of Potential Parallelism
by Conditional Jumps", IEEE TC, December 1972.
20. Caxton, C. and Riseman, E., "Percolation of Code to Enhance Parallel
Dispatching and Execution", IEEE TC, December 1972.
21. Knuth, D., "The Art of Computer Programming", Vol.I, Addison Wesley, 1969.
22. Ibbett, R. N., "The MU-5 Instruction Pipeline", The Computer Journal,
Vol. 15, No.1, 1971.

45U-SEL-77-002, TR-125

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER Technical Report No. 125 ✓	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) 6 Performance Bounds for Parallel Processors.		5. TYPE OF REPORT & PERIOD COVERED 9 Technical Report, ✓
		6. PERFORMING ORG. REPORT NUMBER
7. AUTHOR(s) 10 Ruby Bei-Loh / Lee		8. CONTRACT OR GRANT NUMBER(s) 15 N00014-75-0601 ✓
9. PERFORMING ORGANIZATION NAME AND ADDRESS Stanford Electronics Laboratories ✓ Stanford University Stanford, CA 94305		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
11. CONTROLLING OFFICE NAME AND ADDRESS Office of Naval Research Department of the Navy Washington, DC 22217	11	12. REPORT DATE Nov. 1976
		13. NUMBER OF PAGES 12376
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)		15. SECURITY CLASS. (of this report) Unclassified
		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report) Reproduction in whole or in part is permitted for any purpose of the United States Government.		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report) DISTRIBUTION STATEMENT A Approved for public release; Distribution Unlimited		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) MIMD PERFORMANCE ESTIMATION, SPEEDUP RATIOS, PARALLEL PROCESSOR ORGANIZATIONS, LOGICAL PARALLELISM PHYSICAL PARALLELISM, MINIMUM EXECUTION TIME, EFFICIENCY, SPACE-TIME PRODUCT		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) → A general model of computation on a p-parallel processor is proposed, distinguishing clearly between the logical parallelism (p* processes) inherent in a computation, and the physical parallelism (p processor) available in the computer organization. This shows the dependence of performance bounds on both the computation being executed and the computer architecture. We formally derive necessary and sufficient conditions for the maximum attainable speedup of a p-parallel processor over a uniprocessor to be $S_p < \min(\frac{p}{\ln p}, \frac{p^*}{\ln p^*})$.		

332400

Imcc

where $\ln p$ approximates H_p , the p th. harmonic number. We also verify that empirically-derived speedups are $O(\frac{p^*}{\ln p^*})$. Finally, we discuss related performance measures of minimum execution time, maximum efficiency and minimum space-time product.

JSEP REPORTS DISTRIBUTION LIST

	<u>No. of Copies</u>		<u>No. of Copies</u>
<u>Department of Defense</u>		Dr. R. Reynolds	1
Defense Documentation Center	12	Defense Advanced Research Projects Agency	
Attn: DDC-TCA (Mrs. V. Caponio)		Attn: Technical Library	
Cameron Station		1400 Wilson Boulevard	
Alexandria, Virginia 22314		Arlington, Virginia 22209	
Asst. Dir., Electronics and Computer Sciences	1	<u>Department of the Air Force</u>	
Office of Director of Defense Research and Engineering		AF/RDPS	1
The Pentagon		The Pentagon	
Washington, D.C. 20315		Washington, D.C. 20330	
Office of Director of Defense Research and Engineering	1	AFSC (LJ/Mr. Irving R. Mirman)	1
Information Office Lib. Branch		Andrews Air Force Base	
The Pentagon		Washington, D.C. 20334	
Washington, D.C. 20301		Directorate of Electronics and Weapons	1
ODDR&E Advisory Group on Electron Devices	1	HQ AFSC/DLC	
201 Varick Street		Andrews AFB, Maryland 20334	
New York, New York 10014		Directorate of Science	1
Chief, R&D Division (340)	1	HQ AFSC/DLS	
Defense Communications Agency		Andrews Air Force Base	
Washington, D.C. 20301		Washington, D.C. 20334	
Director, Nat. Security Agency	1	LTC J. W. Gregory	5
Fort George G. Meade		AF Member, TAC	
Maryland 20755		Air Force Office of Scientific Research	
Attn: Dr. T. J. Beahn		Bolling Air Force Base	
Institute for Defense Analysis	1	Washington, D.C. 20332	
Science and Technology Div.		Mr. Carl Sletten	1
400 Army-Navy Drive		RADC/ETE	
Arlington, Virginia 22202		Hanscom AFB, Maryland 01731	
Dr. Stickley	1	Dr. Richard Picard	1
Defense Advanced Research Projects Agency		RADC/ETSL	
Attn: Technical Library		Hanscom AFB, Maryland 01731	
1400 Wilson Boulevard		Mr. Robert Barrett	1
Arlington, Virginia 22209		RADC/ETS	
		Hanscom AFB, Maryland 01731	

	<u>No. of Copies</u>		<u>No. of Copies</u>
Dr. John N. Howard AFGL/CA Hanscom AFB, Maryland 01731	1	Mr. John Mottsmith (MCIT) HQ ESD (AFSC) Hanscom AFB, Maryland 01731	1
Dr. Richard B. Mack RADC/ETER Hanscom AFB, Maryland 01731	1	LTC Richard J. Gowen Professor, Dept. of Elec. Eng. USAF Academy, Colorado 80840	1
Documents Library (TILD) Rome Air Development Center Griffiss AFB, New York 13441	1	AUL/LSE-9663 Maxwell AFB, Alabama 36112	1
Mr. H. E. Webb, Jr. (ISCP) Rome Air Development Center Griffiss AFB, New York 13441	1	AFETR Technical Library P. O. Box 4608, MU 5650 Patrick AFB, Florida 32542	1
Mr. Murray Kesselman (ISCA) Rome Air Development Center Griffiss AFB, New York 13441	1	ADTC (DLOSL) Eglin AFB, Florida 32542	1
Mr. W. Edwards AFAL/TE Wright-Patterson AFB Ohio 45433	1	HQ AMD (RDR/Col. Godden) Brooks AFB, Texas 78235	1
Mr. R. D. Larson AFAL/DHR Wright-Patterson AFB Ohio 45433	1	USAF European Office of Aerospace Research Technical Information Office Box 14, FPO, New York 09510	1
Howard H. Steenberg AFAL/DHE Wright-Patterson AFB Ohio 45433	1	Dr. Carl E. Baum AFWL (ES) Kirtland AFB, New Mexico 87117	1
Chief Scientist AFAL/CA Wright-Patterson AFB Ohio 45433	1	ASAFSAM/RAL Brooks AFB, Texas	1
HQ ESD (DRI/Stop 22) Hanscom AFB, Maryland 01731	1	<u>Department of the Army</u> HQDA (DAMA-ARZ-A) Washington, D.C. 20310	1
Professor R. E. Fontana Head, Dept. of Elec. Eng. AFIT/ENE Wright-Patterson AFB Ohio 45433	1	Commander U.S. Army Security Agency Attn: IARD-T Arlington Hall Station Arlington, Virginia 22212	1
		Commander U.S. Army Materiel Development and Readiness Command Attn: Tech. Lib. Rm. 7S 35 5001 Eisenhower Avenue Alexandria, Virginia 22333	1

	<u>No. of Copies</u>		<u>No. of Copies</u>
Commander U.S. Army Ballistics Research Laboratory Attn: DRXRD-BAD Aberdeen Proving Ground Aberdeen, Maryland 21005	1	Commander U.S. Army Missile Command Attn: DRSMI-RR Redstone Arsenal, Al. 35809	1
Commander Picatinny Arsenal Attn: SMUPA-TS-T-S Dover, New Jersey 07801	1	Commander U.S. Army Materials and Mechanics Research Center Attn: Chief, Materials Sciences Division Watertown, Ma. 02172	1
U.S. Army Research Office Attn: Dr. Hermann Robl P. O. Box 12211 Research Triangle Park North Carolina 27709	1	Commander Harry Diamond Laboratories Attn: Mr. John E. Rosenberg 2800 Powder Mill Road Adelphi, Maryland 20783	1
U.S. Army Research Office Attn: Mr. Richard O. Ulsh P. O. Box 12211 Research Triangle Park North Carolina 27709	1	Commandant U.S. Army Air Defense School Attn: ATSAD-T-CSM Fort Bliss, Texas 79916	1
U.S. Army Research Office Attn: Dr. Jimmie R. Suttle P. O. Box 12211 Research Triangle Park North Carolina 27709	1	Commandant U.S. Army Command and General Staff College Attn: Acquisitions, Lib. Div. Fort Leavenworth, Kansas 66027	1
U.S. Army Research Office Attn: Dr. Horst Wittmann P. O. Box 12211 Research Triangle Park North Carolina 27709	1	Dr. Hans K. Ziegler Army Member, TAC/JSEP U.S. Army Electronics Command (DRSEL-TL-D) Fort Monmouth, N.J. 07703	1
Commander Frankford Arsenal Attn: Mr. G. C. White, Jr. Deputy Director, Pitman-Dunn Laboratory Philadelphia, Pa. 19137	1	Mr. J. E. Teti Executive Secretary, TAC/JSEP U.S. Army Electronics Command (DRSEL-TL-DT) Fort Monmouth, N.J. 07703	3
Commander U.S. Army Missile Command Attn: Chief, Document Sec. Redstone Arsenal, Al. 35809	1	Director Night Vision Laboratory, ECOM Attn: DRSEL-NV-D Fort Belvoir, Virginia 22060	1
		Commander/Director Atmospheric Sciences Lab. (ECOM) Attn: DRSEL-BL-DD White Sands Missile Range New Mexico 88002	1

	<u>No. of Copies</u>		<u>No. of Copies</u>
Director Electronic Warfare Laboratory (ECOM) Attn: DRSEL-WL-MY White Sands Missile Range New Mexico 88002	1	Commander U.S. Army Communication Command Attn: CC-OPS-PD Fort Huachuca, Az. 85613	1
Commander U.S. Army Armament Command Attn: DRSAR-RD Rock Island, Illinois 61201	1	COL Robert Noce Senior Standardization Representative U.S. Army Standardization Group, Canada Canadian Force Headquarters Ottawa, Ontario, CANADA KIA OK2	1
Director, Division of Neuropsychiatry Walter Reed Army Institute of Research Washington, D.C. 20012	1	Commander U.S. Army Electronics Command Attn: DRSEL-RD-O	1
Commander USASATCOM Fort Monmouth, N.J. 07703	1	(Dr. W. S. McAfee) DRSEL-CT-L	1
Commander U.S. Army R&D Group (Far East) APO San Francisco, Ca. 96343	1	(Dr. R. Buser) DRSEL-NL-O	1
Commander U.S. Army Communications Command Attn: Director, Advanced Concepts Office Fort Huachuca, Az. 85613	1	(Dr. H. S. Bennett) DRSEL-NL-T	1
Project Manager ARTADS EAI Building West Long Branch, N.J. 07764	1	(Mr. R. Kulinyi) DRSEL-TL-B	1
Commander U.S. Army White Sands Missile Range Attn: STEWS-ID-R White Sands Missile Range New Mexico 88002	1	DRSEL-VL-D	1
Director, TRI-TAC Attn: TT-AD (Mrs. Briller) Fort Monmouth, N.J. 07703	1	DRSEL-WL-D	1
		DRSEL-TL-NM	1
		(Mr. N. Lipetz) DRSEL-NL-H	1
		(Dr. F. Schwering) DRSEL-TL-E	1
		(Dr. S. Kronenberg) DRSEL-TL-E	1
		(Dr. J. Kohn) DRSEL-TL-I	1
		(Dr. C. Thornton) DRSEL-NL-B	1
		(Dr. S. Amoroso) Fort Monmouth, N.J. 07703	1
		Project Manager Ballistic Missile Defense Program Office Attn: DACS-BMP (Mr. A. Gold) 1300 Wilson Boulevard Washington, D.C. 22209	1

	<u>No. of Copies</u>		<u>No. of Copies</u>
<u>Department of the Navy</u>		Dr. A. Laufer	1
Office of Naval Research	1	Chief Scientist	
Electronic and Solid State		Office of Naval Research	
Sciences Program (Code 427)		Branch Office	
800 N. Quincy		1030 East Green Street	
Arlington, Virginia 22217		Pasadena, California 91101	
Office of Naval Research	1	Director	1
Code 200		Office of Naval Research	
Asst. Chief for Technology		Branch Office	
800 N. Quincy		715 Broadway, 5th Floor	
Arlington, Virginia 22217		New York, New York 10003	
Office of Naval Research	1	New York Area Office	1
Information Sciences Program		Office of Naval Research	
(Code 437)		715 Broadway, 5th Floor	
800 N. Quincy		New York, New York 10003	
Arlington, Virginia 22217		Mr. L. W. Sumney	1
Naval Research Laboratory		Naval Electronics Systems	
4555 Overlook Avenue, S.W.		Command	
Washington, D.C. 20375		NC #1	
Attn: Code 2627	1	2511 Jefferson Davis Highway	
4000	1	Arlington, Virginia 20360	
4105	1	Mr. R. Fratila	1
5000	1	Naval Electronics Systems	
5200	1	Command	
5203	1	NC #1	
5210	1	2511 Jefferson Davis Highway	
5270	1	Arlington, Virginia 20360	
5300	1	Mr. N. Butler	1
5400	1	Naval Electronics Systems	
5460	1	Command	
5464	1	NC #1	
5500	1	2511 Jefferson Davis Highway	
5510	1	Arlington, Virginia 20360	
6400	1	Dr. H. J. Mueller	1
Director	1	Naval Air Systems Command	
Office of Naval Research		JP #1	
Branch Office		1411 Jefferson Davis Highway	
536 South Clark Street		Arlington, Virginia 20360	
Chicago, Illinois 60605		Capt. R. B. Meeks	1
San Francisco Area Office	1	Naval Sea Systems Command	
Office of Naval Research		NC #3	
760 Market Street, Rm. 447		2531 Jefferson Davis Highway	
San Francisco, Ca. 94102		Arlington, Virginia 20362	

	<u>No. of Copies</u>		<u>No. of Copies</u>
Commander Naval Surface Weapons Center Attn: Technical Library Silver Spring, Maryland 29010	1	Naval Underwater Sound Center Technical Library New London, Conn. 06320	1
Naval Surface Weapons Center Attn: Code 212 Silver Spring, Maryland 29010	1	U.S. Naval Oceanographic Off. Library - Code 1600 Washington, D.C. 20373	1
Officer-in-Charge Naval Surface Weapons Center Dahlgren Laboratory Dahlgren, Virginia 22448	1	Commandant, Marine Corps Scientific Advisor (Code AX) Washington, D.C. 20380	1
Naval Air Development Center Attn: Technical Library Johnsville Warminster, Pa. 18974	1	Dr. Gernot M. R. Winkler Director, Time Service U.S. Naval Observatory Massachusetts Avenue at 34th Street N.W. Washington, D.C. 20390	1
Commander Naval Avionics Facility Indianapolis, Indiana 46241 Attn: D/035 Tech. Library	1	Naval Postgraduate School Technical Library Monterey, California 93940	1
Naval Missile Center Technical Library Code 5632.2 Point Mugu, California 93042	1	Naval Electronics Lab. Center Technical Library San Diego, California 92152	1
Naval Weapons Center Attn: Tech. Lib., Code 533 China Lake, California 93555	1	Naval Electronics Lab. Center Attn: Code 2600 San Diego, California 92152	1
Naval Weapons Center Attn: Code 6010 China Lake, California 93555	1	Naval Electronics Lab. Center San Diego, California 92152 Attn: Code 2000	1
Naval Weapons Center Mathematics Division China Lake, California 93555	1	2200	1
Naval Training Equipment Center Technical Library Orlando, Florida 32813	1	2300	1
Naval Research Laboratory Underwater Sound Reference Div. Technical Library P. O. Box 8337 Orlando, Florida 32806	1	3000	1
		3200	1
		3300	1
		4800	1
		5000	1
		5200	1
		5300	1
		Naval Undersea Center Technical Library San Diego, California 92152	1

	<u>No. of Copies</u>		<u>No. of Copies</u>
Naval Ship Research and Development Center David W. Taylor Code 522.1 Bethesda, Maryland 20084	1	MIT Lincoln Laboratory Attn: Library A-082 P. O. Box 73 Lexington, Ma. 02173	1
Office of Chief of Naval Operations NAICOM/MIS Planning Branch NOP-916D, Pentagon Washington, D.C. 20350	1	Dr. Jay Harris Program Director, Devices and Waves Program National Science Foundation 1800 G Street Washington, D.C. 20550	1
<u>Other Government Agencies</u>			
Mr. F. C. Schwenk, RD-T National Aeronautics and Space Administration Washington, D.C. 20546	1	Dr. Howard W. Etzel Deputy Director, Division of Materials Research National Science Foundation 1800 G Street Washington, D.C. 20550	1
Los Alamos Scientific Lab. Attn: Reports Library P. O. Box 1663 Los Alamos, N.M. 87544	1	Dr. Dean Mitchell Program Director, Solid-State Physics Div. of Materials Research National Science Foundation 1800 G Street Washington, D.C. 20550	1
M. Zane Thornton Deputy Director, Institute for Computer Sciences and Technology National Bureau of Standards Washington, D.C. 20234	1		
Director, Office of Postal Technology (R & D) U.S. Postal Service 11711 Parklawn Drive Rockville, Maryland 20852	1	<u>Non-Government Agencies</u>	
NASA Lewis Research Center Attn: Library 21000 Brookpark Road Cleveland, Ohio 44135	1	Director Research Lab. of Electronics Massachusetts Inst. of Tech. Cambridge, Ma. 02139	1
Library - R51 Bureau of Standards Acquisition Boulder, Colorado 80302	1	Director Microwave Research Institute Polytechnic Inst. of New York Long Island Graduate Center Route 110 Farmingdale, New York 11735	1
		Assistant Director Microwave Research Institute Polytechnic Inst. of New York 333 Jay Street Brooklyn, New York 11201	1

	<u>No. of Copies</u>
Director Columbia Radiation Laboratory Department of Physics Columbia University 538 West 120th Street New York, New York 10027	1
Director Coordinated Science Laboratory University of Illinois Urbana, Illinois 61801	1
Director Stanford Electronics Lab. Stanford University Stanford, California 94305	1
Director Microwave Laboratory Stanford University Stanford, California 94305	1
Director Electronics Research Lab. University of California Berkeley, California 94720	1
Director Electronics Sciences Lab. University of Southern California Los Angeles, California 90007	1
Director Electronics Research Center The Univ. of Texas at Austin Engineering-Science Bldg. 112 Austin, Texas 87812	1
Director of Laboratories Division of Engineering and Applied Physics Technical Reports Collection Harvard University Pierce Hall Cambridge, Ma. 02138	1