

AD-A047 053

MICROWAVE ASSOCIATES INC BURLINGTON MASS
MM AND T PROGRAM FOR THE ESTABLISHMENT OF PRODUCTION TECHNIQUES--ETC(U)
JAN 77 Y ANAND, P BAKEMAN, R BILOTTA

F/G 9/1


DAAB07-76-C-0039

UNCLASSIFIED

ECOM-0039-2

NL

1 OF 1
AD
A047053



AD A 0 47053



12
B.S.

AD

Research and Development Technical Report
ECOM - 0039 - 2

MM&T Program for the Establishment of
Production Techniques for
High Power
Bulk Semiconductor Limiters

2ND QUARTERLY REPORT

By

Y. ANAND


P. BAKEMAN (RRC)

R. BILOTTA

P. SCHAFFER

JANUARY 1977

DISTRIBUTION STATEMENT
Approved for public release; distribution unlimited.



gr A

Monitored by:

ECOM

US ARMY ELECTRONICS COMMAND • FORT MONMOUTH, NEW JERSEY 07703
CONTRACT DAAB07-77-C-0324 ?
MICROWAVE ASSOCIATES, INC.
Burlington, Massachusetts 01803

AD No. _____
DDC FILE COPY

Disclaimers

The findings in this report are not to be construed as an Official Department of the Army position, unless so designated by other authorized documents.

The citation of trade names and names of manufacturers in this report is not to be construed as official Government indorsement or approval of commercial products of services referenced herein.

Disposition

Destroy this report when it is no longer needed.
Do not return it to the originator

TR ECOM-0039-2
January 1977

REPORTS CONTROL SYMBOL
OSD-1366

MM&T PROGRAM FOR THE ESTABLISHMENT OF PRODUCTION TECHNIQUES
FOR
HIGH POWER BULK SEMICONDUCTOR LIMITERS

SECOND QUARTERLY REPORT
23 September 1976 to 22 December 1976

CONTRACT NO. DAAB07-76-C-0039

Distribution Statement

Distribution unlimited: Approved for public release

Prepared by

Dr. Y. Anand R. Bilotta
Dr. P. Bakeman (RRC) P. S. Schaffer

MICROWAVE ASSOCIATES, INC.
BURLINGTON, MASSACHUSETTS 01803

FOR

U. S. ARMY ELECTRONICS COMMAND, FORT MONMOUTH, NJ 07703

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM	
1. REPORT NUMBER 19 ECOM-0039-2	2. GOVT ACCESSION NO. <i>and</i>	3. RECIPIENT'S CATALOG NUMBER 9	
4. TITLE (and Subtitle) 6 MMT Program for the Establishment of Production Techniques for High Power Bulk Semiconductor Limiters *		5. TYPE OF REPORT & PERIOD COVERED Second Quarterly <i>rept. no. 2,</i> 23 Sept - 22 Dec 1976	
7. AUTHOR 10 Dr. Yoginder Anand, Philip S./Schaffer Dr. Paul Bakeman, ABC Richard Bilotta		6. PERFORMING ORG. REPORT NUMBER	
9. PERFORMING ORGANIZATION NAME AND ADDRESS Microwave Associates, Inc. Burlington, MA 01803		8. CONTRACT OR GRANT NUMBER(S) 15 DAAB07-76-C-0039, DAAB07-77-C-0324	
11. CONTROLLING OFFICE NAME AND ADDRESS U. S. Army Electronics Command Fort Monmouth, NJ 07703		10. REPORT DATE 11 Jan 1977	
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) 12 72p.		13. NUMBER OF PAGES 74	
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited.		15. SECURITY CLASS. (of this report) UNCLASSIFIED	
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE	
18. SUPPLEMENTARY NOTES			
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) LIMITERS BULK EFFECT SILICON PROCESSING SWITCHES			
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) The objective of this Manufacturing Methods and Technology Engineering Program is to establish the producibility of the X-band semiconductor bulk limiter and the X-band bulk semiconductor - lower power diode multistage limiter by mass production techniques. During the quarter, X-band semiconductor bulk limiters with power handling capability of 20-30kW were fabricated from new high resistivity silicon and were characterized for their RF performance along with multistage clean up limiter. Two (2) bulk limiter elements were			

229400

110

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

ABSTRACT (continued)

mounted in a dual slot X-band iris to provide increased bandwidth. A new microwave circuit was implemented to provide the required operating bandwidth for the combined bulk limiter and diode clean up limiter stages.

ACCESSION for	
NTIS	White Section <input checked="" type="checkbox"/>
DBD	Buff Section <input type="checkbox"/>
UNANNOUNCED	<input type="checkbox"/>
JUSTIFICATION.....	
BY.....	
DISTRIBUTION/AVAILABILITY CODES	
Dist.	AVAIL. and/or SPECIAL
A	

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

TABLE OF CONTENTS

	<u>Page No.</u>
REPORT DOCUMENTATION PAGE (DD Form 1473)	ii
PURPOSE	viii
I. OBJECTIVE	1
A. Function Description	1
B. Mechanical Characteristics	1
C. Electrical Characteristics	2
D. Absolute Rating Objectives	2
II. INTRODUCTION	3
III. BULK SEMICONDUCTOR CIRCUIT TUNING ANALYSIS	5
A. Introduction	5
B. Example	6
C. Capacitive Tuning	9
D. Wide Space Capacitive Tuning	13
E. Circuits for Consideration	15
F. Recommended Circuit Configuration for Multi- Stage Limiter	19
G. Test of Three Stage Filter Design	19
H. Alternate Filter Design	22
I. Limiter Input Filter Results	23
IV. FABRICATION OF BULK LIMITERS	27
A. High Resistivity Silicon Material	27
B. Wafer Dicing and Polishing	27
C. Wafer Processing	28
V. FABRICATION AND RF TESTING OF THE BULK DIODE LIMITER ASSEMBLY	35
A. Bulk Limiter Tuning	35
B. Matching Structure Optimization and RF Testing of the Bulk Diode Limiter Assembly	35
VI. PROBLEM AREAS	46
A. Batch Process	46
B. Metallization	46
C. Dual Slot Failure Mechanism	46
D. Recovery Time	46

TABLE OF CONTENTS (cont)

	<u>Page No.</u>
VII. DELIVERIES	47
VIII. CONCLUSIONS	48
IX. PROGRAM FOR THE NEXT QUARTER	49
X. IDENTIFICATION OF PERSONNEL	50

LIST OF FIGURES

<u>Figure No.</u>		<u>Page No.</u>
1	Bulk Limiter Equivalent Circuit	7
2	Capacitive Tuned Bulk Limiter	10
3	Impedance Plane Analysis of Capacitive Tuned Bulk Limiter	12
4	Bulk Limiter Broadband Tuned with Wide Spaced Capacitors	14
5	Resonant Circuit Broadband Tuning of Bulk Semiconductor Limits	16
6	Admittance Plane Analysis of Circuit 5b	18
7	Three Stage Filter Test	21
8	Two Stage Filter Experimental Test	24
9	Return Loss Characteristic of Limiter Input Filter	26
10	Single Slot Bulk Limiter	40
11	Low Level RF Performance of Single Slot Bulk Limiter	41
12	Dual Slot Bulk Limiter	42
13	Low Level RF Performance of Dual Slot Bulk Limiter	43
14	Recovery Time vs Input RF Power	45

LIST OF TABLES

<u>Table No.</u>		<u>Page No.</u>
I	High Power Test Data of Bulk Limiters of BL-3 and BL-4 Runs*	30
II(a)	DC Characteristics of Bulk Limiters from BL-7A Run*	31
II(b)	Low Level Test Data Bulk Semiconductor Limiters	32
II(c)	High Level Test Data Bulk Semiconductor Limiters in Single Slot X-Band Copper Irises	33
III	Test Data on Double Slot Limiters	34
IV	Low and High Power Test Results of First Engineering Samples with Clean Up Limiter	36
V	Low and High Power Test Results of First Engineering Samples Without Clean Up Limiter	38

PURPOSE

The objective of this program is to establish a production capability to manufacture High Power Bulk Semiconductor Limiters per U. S. Army Electronics Command Technical requirements SCS-486.

The specification covers X-band high power bulk semiconductor limiter and low power multistage clean up limiter. Four fundamental requirements are detailed in the specifications. They are, (1) recovery time, (2) high power capability, (3) insertion loss and (4) VSWR.

A total of fifteen (15) engineering sample limiters, twenty (20) confirmatory sample limiters and fifty (50) pilot run production limiters will be supplied. A pilot line capable of producing 100 bulk semiconductor limiters per month will be demonstrated. Reports and documentation as required in Sections E, F, G, and H of DAAB07-76-Q-0040 and as detailed in Section 3.5 of ECIPPR No., 15, dated December 1975, will be provided.

The program divides into the following four phases, Phase I - Engineering Samples (300 days), Phase II - Confirmatory Sample Production (240 days), Phase III - Pilot Line Production (180 days), and Phase IV - Final Documentation (30 days). The total program duration is 750 days.

During Phase I of this program, a number of factors in fabricating bulk semiconductor limiters are being investigated. These include iris formation, circuit configuration, material characterization and chip mounting. Efforts during Phase I will be directed toward selecting a single limiter design capable of meeting the objectives of SCS-486.

The optimum device design will be chosen at the end of Phase I. In Phases II, III, and IV a single device design will be produced.

The major effort of this program will be realization of a single bulk limiter design which meets all the objectives of SCS-486. Individually,

any of the goals described can be currently obtained. Recognizably, it is the development of a single component design which achieves all of the desired performance parameters that is the formidable engineering and manufacturing endeavor.

I. OBJECTIVE

The objective of the current Manufacturing Methods and Technology Engineering program is to establish the producibility of the X-band bulk semiconductor limiter and the X-band bulk semiconductor lower power diode multistage limiter by mass production techniques. Achieving the performance goals of the program represents a formidable engineering task. These goals, from SCS-486 are summarized below.

A. Function Description

The high power, solid state, limiter described herein will operate in the frequency band 9.0 - 9.65 GHz. A multi-stage configuration is acceptable with the first stage incorporating the principle of avalanche breakdown of near-intrinsic silicon to achieve isolation. This device will be mounted in a fixed tuned resonant waveguide cavity designed to provide the necessary avalanche field conditions. The second stage shall be either a bulk effect device or a common semiconductor diode limiter. Both limiter devices will be mounted in a common structure and no external bias or drive will be necessary for its operation. The receiver protector is required to operate in unpressurized conditions.

B. Mechanical Characteristics

The bulk semiconductor limiter structure will have the following performance objectives:

Weight:	7.0 oz max
Input Flange:	mates with UG-40B/U choke flange
Output Flange:	mates with UG-135/U cover flange
Mounting Position:	any
Cooling:	conduction

C. Electrical Characteristics

The bulk semiconductor limiter will have the following objectives:

Peak RF input power:	30 kW, Du = .001
1 μ sec pulses continuous:	10 kW, Du = .01
Insertion loss:	0.7 dB (max)
Low level VSWR:	1.4:1 (max)
Recovery time:	0.8 μ sec (max)
Flat leakage:	50 mW (max), for 30 kW, .001 duty cycle, 1 μ sec pulse
Spike leakage:	750 mW (max), for 30 kW, .001 duty cycle, 1 μ sec pulse
External bias:	none

D. Absolute Rating Objectives

<u>PARAMETER</u>	<u>SYMBOL</u>	<u>MIN</u>	<u>MAX</u>	<u>UNIT</u>
Frequency	F	9.0	9.65	GHz
Peak Power	P		30	kW
Average Power	P _a		100	W
Ambient Temp.	T _A	-55	+85	$^{\circ}$ C
Altitude	--		50,000	ft

II. INTRODUCTION

This report covers the period from 23 September 1976 through 22 December 1976. During the period, high-power bulk semiconductor limiter work was concentrated in the areas of semiconductor wafer fabrication, broadband matching circuitry and increasing the bandwidth of the high-power bulk limiter stage.

Difficulties had been encountered during the first quarter in diffusing limiter chips which had low impedance DC current-voltage characteristics. Microwave limiters fabricated from these elements showed premature burn-out at power levels of only a few kilowatts. During the second quarter, techniques to improve wafer fabrication were introduced which included polishing the wafers to near final thickness to improve wafer flatness, performing photolithography process on unmounted wafers, and using boron nitride source wafers for the boron diffusion process. By the end of the second quarter a number of wafers had been produced which had low impedance current-voltage characteristics.

Earlier test results on the bulk limiter-diode limiter package structure had shown a reduced power handling capability as a result of tuning screws placed in front of and behind the bulk semiconductor limiter. A theoretical analysis was performed to determine the interaction between broadband tuning techniques and the power handling capability of the packaged limiter. The theoretical results were combined with experimental circuit testing to develop a structure in which the bulk limiter is the input stage to a bandpass filter structure. The second engineering samples have been constructed using the new circuit and show considerable improvement in performance over the first engineering samples.

From the circuit tests of the three-stage limiter package, it was determined that the input bulk stage would require a 3 dB bandwidth of over

1.32 GHz and a power handling capability of 30 kilowatts in order to achieve the program goals. Further, our analysis indicates that this can not be achieved with a single 3 mil thick limiter element. Consequently, bulk limiters were made using two elements, one in each slot of double slot limiter irises. These limiters showed good limiting performance and more than adequate bandwidth. However, a problem was encountered in that burnout could not be predicted from recovery time measurements as was possible with single slot limiters. We are currently examining an alternate circuit using two bulk limiter elements mounted in series in the same slot as a solution to this problem.

The subsequent sections of this report describe in greater detail the work performed and results achieved to date. Also included are conclusions based on the work and program plans for the third quarter.

III. BULK SEMICONDUCTOR CIRCUIT TUNING ANALYSIS

A. Introduction

The bulk semiconductor limiter element is a high impedance microwave device which has an electrical conductivity which is a function of the microwave voltage across the device. The circuit with which the element is used must meet certain requirements to yield optimum low and high power microwave performance. For example, incident low level microwave power absorbed by the device contributes to insertion loss. The percentage of low level power absorbed by the device can be easily reduced by lowering the circuit impedance at the limiter element terminals. Note that for any given limiter element that lowering circuit impedance would also widen the bandwidth substantially as the capacitive susceptance of the limiter element would have a smaller effect in the lower impedance circuit. Thus, lowering the circuit impedance presented across the limiter element terminals improves the low level characteristics of the completed component.

An examination of the high power isolation state of the limiter device shows that lowering the circuit impedance at the element terminals reduces the isolation which results from a given element conductance. The reduction in isolation results in an increase in dissipated power within the device and consequently reduced power handling capability and increased return loss. Thus, lowering the impedance at the element terminals degrades all high power performance characteristics.

As a consequence, it is necessary to select the transmission line impedance presented to the limiter element terminals at a compromise value which provides both optimum high level and low level performance. Further, in designing tuning circuits to provide for broadband low level characteristics, it must be remembered that high power performance will be

affected by the choice of that design. For optimum performance over the band of operation a frequency independent impedance at the element terminals is desired.

B. Example

To illustrate the effects of the impedance at the plane of the limiter element, consider the case of the bulk limiter design shown in Fig. 1a. The design has been simplified by eliminating the turns ratio and transforming the reactance values to a normalized 1 ohm transmission line.

If we assume that the element has two values of resistance, a maximum of 17.12 ohms in the low power state and a minimum of 0.03 ohms in the high power state, we can calculate the following performance parameters for the limiter circuit:

Circuit (1a) Low Power ($R_T = 17.12 \Omega$)

$$f_o = 9.32 \text{ GHz}$$


$$\text{BW (3 dB)} = 1.25 \text{ GHz}$$

$$\text{IL} = 0.25 \text{ dB}$$


Circuit (1a) High Power ($R_I = 0.03 \Omega$)

$$\text{Isolation} = 24.9 \text{ dB}$$

$$\text{Fractional Power Dissipated} \quad \frac{P_d}{P_i} = 0.107$$



a) NORMALIZED TO 1.0 OHM



b) IN REDUCED IMPEDANCE LINE

FIGURE 1 BULK LIMITER EQUIVALENT CIRCUIT

The relationships:

$$\frac{P_i}{P_t} = \left| 1 + \frac{Y_x Z_o}{2} \right|^2$$

and

$$\frac{P_d}{P_i} = \frac{Z_o G_x}{\left| 1 + \frac{Y_x Z_o}{2} \right|^2}$$

are used to calculate all of the above parameters.

Now, assume that the transmission line has a lower impedance in the plane of the limiter element caused by the matching circuitry used. The impedance of the circuit shown in 1b is reduced by a factor of two to a value of 0.5 ohms. Again calculating the low and high power performance of the limiter circuit yields:

Circuit (1b) Low Power ($R_T = 17.12 \Omega$)

$$f_o = 9.32 \text{ GHz}$$

$$\text{BW (3 dB)} = 2.5 \text{ GHz}$$

$$\text{IL} = 0.13 \text{ dB}$$

Circuit (1b) High Power ($R_I = 0.03 \Omega$)

$$\text{Isolation} = 19.4 \text{ dB}$$

$$\text{Fractional Power Dissipated} \quad \frac{P_d}{P_i} = 0.191$$


Thus, while the circuit of Fig. 1b improved low power performance greatly by minimizing the insertion loss and broadening the bandwidth of the device, it did so only at the expense of high power performance. The isolation was reduced from 24.9 dB to 19.4 dB and the power absorbed by the device from the incident microwave pulse increased by a factor of 1.79. Thus, the power handling capability of the device was reduced by a similar factor.

The above example was given to illustrate that the impedance presented by the circuit to the limiter element terminals is extremely important in its effects on device operation and power handling capability. A bulk limiter element will be capable of dissipating a fixed amount of energy during a high power microwave pulse. Therefore, in order to maintain both good high and low power performance characteristics, the matching circuitry used to couple the bulk semiconductor stage to the lower power stages must be well understood.


C. Capacitive Tuning

Now examine the effect of using symmetrical capacitive tuning arrangement on either side of the bulk limiter. Figure 2a shows the geometrical arrangement of tuning screws which will successfully match present bulk limiters to the low level PIN stages at low power levels. Figure 2b is an equivalent circuit of the above structure with the waveguide impedance and limiter element values normalized to 1 ohm. C_T represents the capacitance of the tuning screws in the transmission line.

The object is to match the power from the one ohm input port to the load resistor over the frequency band of interest. For the sake of simplicity we can analyze the transmission state with $R = \infty$, the lossless case. From transmission line theory it is known that if one divides the transmission line at any point, the impedance of the portion looking toward



a) PHYSICAL CIRCUIT



b) EQUIVALENT CIRCUIT

FIGURE 2 CAPACITIVE TUNED BULK LIMITER

the source must equal the complex conjugate of the impedance of the portion looking toward the load for maximum power transfer to occur. Thus, if a matched transmission line circuit were cut and the impedance of the load portion were measured at

$$Z_L = 0.7 + j 0.5 \Omega$$

then it follows that the impedance of the source portion would be

$$Z_S = 0.7 - j 0.5 \Omega$$

Similarly, if a symmetric circuit were divided at the center it follows that for a matched condition to exist the impedance of both halves would necessarily be real and equal.

This leads to the analysis of the circuit of Fig. 2b at 9.32 GHz. The Smith chart of Fig. 3 shows the impedance of the circuit calculated from the load end. Assume a susceptance value of $+j 0.7$ has been used for C_T . Point A is the impedance of the 1 ohm load and transmission line. Point B includes the susceptance of the load side capacitor C_T . At Point B the impedance of the circuit looking toward the load is $Z_B = .67 - j .47$ ohms. As we move back toward the generator by approximately $1/10$ wavelength, Point C, we find the impedance to be entirely real with a value of 0.5 ohms. At resonance, 9.32 GHz, the limiter circuit appears as an open circuit (lossless case) and the impedance at Point D is the same as that at Point C. Moving back another $1/10$ wavelength yields a load impedance from Point E of $Z_E = .67 + j .47$. This inductive component is cancelled out by the generator side susceptance of $C_T = j 0.7$ mhos yielding a load side impedance of 1.0 ohms at Point F. Analysis of the same circuit at the band edges of 9.0 and 9.65 GHz yields the following results:




FIGURE 3 IMPEDANCE PLANE ANALYSIS OF CAPACITIVE TUNED BULK LIMITER

Without Tuning:

f_o	S_{11}	IL
9.0 GHz	0.46 \angle -63°	1.04 dB
9.32 GHz	0 \angle 0°	0.0 dB
9.65 GHz	0.46 \angle $+63^\circ$	1.04 dB

With Tuning Capacitors spaced 0.098λ at 9.32 GHz, $B = 0.7$ mhos at 9.32 GHz

9.06 GHz	0.24 \angle 179°	0.26 dB
9.32 GHz	$0^\circ \angle 0^\circ$	0.0 dB
9.65 GHz	0.22 \angle -38°	0.21 dB

In performing the analyses the following impedances were noted as a function of frequency at the iris plane (Point C in Fig. 2a):

<u>Frequency</u>	<u>Admittance</u>	<u>Impedance</u>
9.0 GHz	$1.91 + j .06$	$0.523 - j .016$
9.32 GHz	$1.98 + j 0$	$0.505 + j 0$
9.65 GHz	$2.03 - j .1$	$0.491 + j .012$

Thus, it is seen that the effect of the two tuning capacitors of Fig. 2a is primarily to lower the circuit impedance at the plane of the resonant limiter irris. Very little reactive tuning occurs because the capacitors do not present a rapidly varying susceptance at the window plane.

D. Wide Space Capacitive Tuning

Very broadband tuning can be provided for the iris limiter circuit, however, by using capacitors spaced far apart on the waveguide transmission line. For example, the circuit shown in Fig. 4 will have very broad characteristics with considerably less reduction in iris plane impedance than found with the circuit of Fig. 2b. However, the dimensions of the circuit




FIGURE 4 BULK LIMITER BROADBAND TUNED WITH WIDE SPACED CAPACITORS

are too large to be implemented and it therefore need not be considered further.

E. Circuits for Consideration

It has been shown that waveguide tuning circuits which do not present rapidly varying reactance at the limiter element plane can only improve low level performance by reducing the resistive impedance component at the limiter element plane. This deteriorates the high level performance severely. Hence, only circuits with long spacial dimensions or rapidly varying reactance versus frequency characteristics will be capable of providing the desired performance.

Circuits capable of providing the desired performance are shown in Fig. 5. Both circuits will show a midband frequency shift either upward (for spacings of approximately 0.17λ) or downward (for spacings of approximately 0.33λ). One of these two circuits or a variation thereof will have to be used for achieving broadband performance from the bulk limiter in a short length of waveguide.

Analysis of the two circuits shown in Fig. 5 produces the conclusion that circuit 5b, the double tuning circuit, will provide the best limiting performance. Figure 6 shows a complete analysis of circuit 5b using the following circuit parameters:

Limiter Iris Parameters


$$f_o = 9.15 \text{ GHz}$$

$$\text{BW (3 dB)} = 1.25 \text{ GHz}$$


$$R = \infty \text{ (lossless case)}$$

$$C = 254.6 \text{ pF}$$

$$L = 1.88 \text{ pHy}$$



a) SINGLE TUNING CIRCUIT DESIGN



b) DOUBLE TUNING CIRCUIT DESIGN

FIGURE 5 RESONANT CIRCUIT BROADBAND TUNING OF BULK SEMICONDUCTOR LIMITERS

Tuning Iris Parameters

$$f_o = 9.15 \text{ GHz}$$

$$\text{BW (3 dB)} = 2.50 \text{ GHz}$$

$$C = 127.3 \text{ pF}$$


$$L = 2.376 \text{ pHy}$$

Tuning Iris to Limiter Spacing

$$\text{Spacing} = .191 \lambda \text{ at } 9.15 \text{ GHz}$$

The analysis was carried out at five frequencies within the operating bandwidth 9.0, 9.15, 9.35, 9.5, and 9.65 GHz. The curves on the admittance plane plot (Fig. 6) represent the various lettered points on the circuit diagram (Fig. 5b) as a function of frequency. All curves are labeled at their low frequency end and the 9.15 GHz point on all curves is coincident with the origin. The input admittance to the circuit (plane E admittance) is shown by points labeled X on the Smith chart.

It is important to note two factors in this analysis. First, very good matching was obtained over the 9.0 GHz to 9.65 GHz frequency range of interest. The magnitude of S_{11} is less than 0.14 for all frequencies. This corresponds to a return loss of greater than 17 dB which more than meets the VSWR specification of 1.4:1. Second, the impedance at the limiter element plane does not vary too much with frequency. This can be seen by reading the conductance value off of either curve B or C as a function of frequency. Minimum conductance is 0.78 mhos; maximum is about 1.13 mhos. Thus, the impedance variation is 1.45 to 1. Careful examination of the Smith chart shows that this can be reduced still further by a slightly wider spacing of the tuning elements.



NOTE: X's represent input admittance of complete circuit terminated in matched load.

FIGURE 6 ADMITTANCE PLANE ANALYSIS OF CIRCUIT 5b

F. Recommended Circuit Configuration for Multi-Stage Limiter

It is recommended that the left portion of the circuit Fig. 5b be the tuning design for the multi-stage limiter component, Thus, the circuit should consist of:

1. An input pressure window resonant at 9.1 - 9.15 GHz with a bandwidth of twice the limiter bandwidth.
2. A section of waveguide transmission line approximately 0.19 wavelengths long at the iris f_o .
3. The bulk limiter stage (minimum bandwidth approximately 1.35 GHz).

The remaining reactive tuning, supplied at Plane A in Fig. 5b, can be supplied by the low level limiter stage provided that the spacing between the bulk limiter and the low level stage has the proper value.

It is very important to note that as long as the circuit to the left of the bulk limiter contains only those components and spacings specified, no tuning element placed on the right of the bulk limiter will affect power handling capability adversely. Thus, tuning screws and the like can be used as desired to obtain low frequency performance.

G. Test of Three Stage Filter Design

A threestage filter design was analyzed at RRC for achieving the necessary tuning. The bulk limiter stage was assumed to have the following characteristics of frequency and bandwidth.

$$f_o = 9.15 \text{ GHz}$$

$$\text{BW (3dB)} = 1.25 \text{ GHz}$$

These values were based, in part, on the results of the first engineering samples. The 1.25 GHz bandwidth should be obtainable simultaneously with a 30 kW power capability if two bulk limiter elements are used in either a double or single slot iris.

Two passive irises with the same center frequency, 9.15 GHz, and twice the 3 dB bandwidth of 2.5 GHz were used in the design. The completed filter structure has a passive tuning iris, the active bulk semiconductor limiter, and a second passive tuning iris all separated by 0.19 wavelength spaces. The theoretical analysis indicated a bandwidth considerably in excess of the needed 650 MHz. Further, the analysis showed minimal impedance variation of the limiter plane as a function of frequency. Hence, good performance was anticipated.

Unfortunately, in high power testing the circuit it was found that the electric field across the input tuning iris was very high and arcing occurred during high power testing. Thus without development of a tuning resonator capable of withstanding the high power pulses without arcing, this circuit cannot be used.

In order to evaluate the effectiveness of the three stage tuning mechanism a test was run at RRC to optimize the structure for input VSWR. The test included a two stage diode limiter similar to MA 3940X as part of the structure. No tuning screws were used to optimize the structure, as tuning screws in front of the bulk limiter will reduce the impedance at the limiter. The overall mechanical arrangement is as shown in Fig. 7, as are the parameters of the three resonant irises used in the experiment. The result of the test was a return loss of 16 dB or greater over the frequency range of 9.080 to 9.805 GHz or a 1.38:1 VSWR over a 725 MHz bandwidth. The insertion loss varied from 0.9 dB at the bottom of the passband to 0.7 dB over the rest of the operating bandwidth.

IRIS PARAMETERS

IRIS	f_0	BW (3 dB)	IL
B3	9.28 GHz	1.21 GHz	0.25 dB
B5	9.30	2.44	0.05
B6	9.30	2.37	0.05




FIGURE 7 THREE STAGE FILTER TEST

Thus, the three stage filter in front of the diode limiter is capable of providing the necessary tuning. However, we cannot implement it without first coming up with a tuning iris that can withstand the high fields caused by the reflected power under high power conditions.

H. Alternate Filter Design

Thus, it is necessary to examine filter structures which do not require an input filter element in front of the bulk semiconductor limiter. The bulk semiconductor limiter becomes conductive under high power conditions. Therefore, it does not arc because the electric field is greatly reduced by the shunt conductance at the iris plane. Tuning elements located on the low power side of the bulk limiter are never exposed to high values of electric field because of the shorting action of the bulk limiter. Therefore, any design which utilizes the bulk limiter itself as the input stage will not require high power tuning elements. It should also be noted that no impedance transformation can occur if the bulk limiter is the input stage of the filter structure. Thus, the power handling, insertion loss and recovery characteristics of the bulk limiter should be essentially independent of frequency.

An analysis of a simple two element filter using identical resonant irises spaced apart by a section of waveguide was performed. Based on geometrical Smith chart observations two spacings were examined, 0.25 wavelengths and 0.186 wavelengths. The conclusion was reached that using lossless resonant irises with resonant frequencies of 9.15 GHz and 3 dB bandwidths of 1.25 GHz, the maximum 1.4:1 VSWR bandwidth occurs at a spacing of 0.186 wavelength and is approximately 445 MHz. This result did not include possible tuning effects of the diode limiter stage which were difficult to incorporate in the analysis. It was therefore decided to conduct a set of experimental tests to evaluate the performance to be expected.

I. Limiter Input Filter Results

Considerable experimentation was performed with the bulk limiter stage (a dummy iris with known center frequency, bandwidth, and insertion loss) as the input stage of the filter. The best result was obtained with the tuning structure including the MA 3940XM diode limiter stage shown in Fig. 8. The diode limiter was adjusted to provide the maximum 1.4:1 VSWR bandwidth as was the tuning screw shown in the figure. The best result obtained was a passband from 9.045 GHz to 9.634 GHz or a 589 MHz bandwidth. This is slightly less than the 650 MHz desired, but indicates that the circuit is nonetheless useable. It is anticipated that adequate performance could be realized if the bandwidths of irises B4 and B3 were greater by 15 to 20%.

It is therefore concluded from the experimental results of the low power filter testing that a limiter input filter as shown in Fig. 8 will yield the desired 650 MHz passband provided that the 3 dB bandwidth of the high power limiter stage is 1.32 GHz or greater. It should be understood that any tuning mechanism used on the low power side of the bulk limiter will neither be required to withstand high levels of microwave power nor reduce the impedance at the limiter plane at any frequency. Hence the power capability of the bulk stage will not be affected by the tuning or low level stage.

It is also worth noting that the diode clean up limiter does not have the optimum reactive tuning characteristics to broadband the two stage bulk semiconductor limiter. It is a wide bandwidth structure designed to have a flat passband. Therefore, it cannot present a matching reactance to the bulk limiter tuning iris circuit in the middle of the operating bandwidth.

Observations of the tuning interaction between the bulk limiter tuning iris stage and the diode limiter stage indicate that the reactance of the diode limiter stage interacts with that of the bulk limiter stage at one of

IRIS PARAMETERS

IRIS	f_o (GHz)	BW (3 dB) (GHz)	IE (dB)
B4	9.29	1.15	0.20
B3	9.28	1.21	0.25




FIGURE 8 TWO STAGE FILTER EXPERIMENTAL TEST

the two band edges. The spacing of the bulk limiter and tuning iris must be such that the VSWR does not exceed the 1.4:1 specification at the filter's center frequency when tested alone. The parameters of the diode limiter can then be adjusted in the assembled package to broaden the passband on either the low or high frequency end. The return loss characteristic observed for the tuned structure of Fig. 8 is shown in Fig. 9. There are three minima in the return loss characteristic within the 589 MHz bandwidth defined by the 1.4:1 return loss specification.




FIGURE 9 RETURN LOSS CHARACTERISTIC OF LIMITER INPUT FILTER

IV. FABRICATION OF BULK LIMITERS

A. High Resistivity Silicon Material

The quality of high resistivity uncompensated silicon material is probably the most important requirement for manufacturing high power and low insertion loss semiconductor bulk limiters. Very high resistivity uncompensated silicon cannot be grown by epitaxial processes. Thus, the use of epitaxial wafers in bulk limiter fabrication is ruled out and all processing must be accomplished using very thin float-zone refined silicon wafers. The important parameters that one must control are low crystalline defect density, controllable doping density, and precisely controllable wafer processing steps.

B. Wafer Dicing and Polishing

During the last quarter, a new source of high resistivity silicon ingot was used to fabricate the bulk limiters. The ingot was grown by the float zone method by Wacker Chemical Company, Munich, West Germany. It is ingot number W30736-6, resistivity $10.4 - 15.0 \times 10^3$ ohm/cm, <111> orientation, p type uncompensated with lifetime of 2×10^3 microseconds.

The ingot was mounted on a graphite block with epoxy resin. The wafers were then saw cut 10 mils thick on the <111> orientation on an STC (Silicon Technology Corporation, Oakland, NJ) inside diameter slicing machine. At this point in the as-sawn condition, maximum linear thickness variation was less than 0.4 mils and maximum bow was approximately less than 0.2 mils.

The wafers were then chemically etched to remove at least one mil of silicon from each side. An etching solution of modified 6:1:1 (HNO_3 :HF:HAc) mixture was used, resulting wafers varying in thicknesses from 7.8 to 8.4 mils.

These wafers were separated in 0.1 mil thickness increments and mounted on stainless steel polishing blocks. One side was chemically-mechanically polished; the wafers were dismounted and solvent cleaned, then remounted for opposite side polishing. Optimum process conditions of slurry pH, hydraulic pressure, slurry temperature, and polishing time were utilized. A final double-sided wafer polishing thickness for two separate processing runs of 3.5 - 3.6 mils and 3.8 - 4.2 mils respectively, were obtained. Linear thickness variation of 0.2 mils maximum was obtained.

It appears that appropriate processing conditions for slicing, etching, cleaning, mounting, and polishing have been developed to obtain damage-free, very high resistivity, very thin silicon wafers. Further efforts will be made to establish the reproducibility of these processing parameters. This method produced a flatter wafer without sharp edges which permitted fabrication processes to proceed with lower breakage and consequently, improve yield.

C. Wafer Processing

During the last quarter, 16 high resistivity silicon wafers were processed for the fabrication of bulk limiters. First, silicon wafers were thinned down to 3.0 mil thickness by polishing and etching techniques. Then, the wafers were phosphorous diffused at 1000°C for 30 minutes using POCl₃ diffusion system. After the completion of phosphorous diffusion, the phosphorous doped glass on the wafer was etched in hydrofluoric acid and 1000 Å of a silicon dioxide (SiO₂) glass was thermally grown at 1000°C.

Both surfaces of the wafer were then photoprocessed in sequential operations which transfer the 0.75 mil checkerboard pattern of the photoresist mask to the silicon wafer. The checkerboard pattern windows were then etched through the SiO₂ and phosphorous doped silicon layers by using buffered hydrofluoric acid and 12:1:1 (HNO₃:HF:CH₃COOH) respectively. The wafer

was then diffused with boron at 950°C for 20 minutes using a boron nitride source. The boron diffused wafer was etched in hydrofluoric acid to remove all glass from the wafer surfaces.

Both surfaces of a wafer were then metallized with $500 - 1000 \text{ \AA}$ layer of chromium and $2000 - 3000 \text{ \AA}$ layer of gold and then electroplated with pure gold. One surface was plated to a thickness of 0.1 mil while the other was plated to a thickness of 4.0 mils. Then bulk limiter wafers were saw cut into 40 mil squares and were separated into individual chips.

After diffusion bonding with 8 mil diameter gold wire; the chips were mesa etched in silicon etch and passivated with silicon nitride and Dow Corning DC-643 junction coating. The bulk limiter chips were mounted in copper X-band irises and were tested for both low and high level RF performance. The typical DC characteristics of various runs and RF performance are given in Tables I, II, and III.

S/N	P_o (kW)	P_f (W)	P_s (W)	P_h (W)	R_T (μ sec)
BL3B-2	2.1	100	310	100	2.0
BL3B-3	2.0	25	160	31	2.0
BL3B-4	2.0	25	140	50	2.0
BL3C-1	2.0	28	30	28	2.0
BL3C-2	1.0	31	160	31	1.8
BL3C-4	2.1	63	160	63	1.5
BL3C-5	2.0	50	160	50	1.5
BL4A-1	3.0	80	310	80	2.0
BL4A-2	1.0	B.O.			
BL4A-4	5	31	310	31	2.0

* Wafers procured from RRC International and processed at Microwave Associates

Test Conditions: $f = 9.6$ GHz, $t_p = 1.0$ μ sec, $P_{rr} = 1000$ Hz, Crystal Calibration = 10 mW
 (All limiters were tuned to $f_o = 9.6$ GHz)

TABLE I: High Power Test Data of Bulk Limiters of BL-3 and BL-4 Runs*

<u>BULK LIMITER NO.</u>	<u>CAPACITANCE (pF)</u>	<u>RESISTANCE (k ohms) +</u>
BL7A-1A	0.19	300
BL7A-1B	0.25	300
BL7A-1C	0.23	300
BL7A-1D	0.22	300
BL7A-1E	0.22	300
BL7A-1F	0.23	300

+ Zero bias at 1 MHz using Boonton Capacitance Bridge Model No. 75D.
 * New high resistivity wafers completely processed at Microwave Associates.

TABLE II (a): DC Characteristics of Bulk Limiters from BL-7A Run*

<u>SAMPLE NO.</u>	<u>CENTER FREQ. (MHz)</u>	<u>3 dB BANDWIDTH (MHz)</u>	<u>INSERTION LOSS (dB)</u>
BL7A-1A	8850	530	1.3
BL7A-1-B	9700	620	1.3
BL7A-1-C	9600	630	0.9
BL7A-1-D	9530	710	1.0
BL7A-1-E	9150	550	1.0
BL7A-1-F	9600	710	0.9

TABLE II(b): Low Level Test Data Bulk Semiconductor Limiters

<u>S/N</u>	<u>f_o</u>	<u>3 dB Bandwidth</u>	<u>Li at f_o</u>	<u>P_o</u>
BL-7A-A	9120 MHz	1.310 GHz	0.9 dB	27 kW (recovery time 1.5 μsec at 25 kW)
BL-7A-B	9170 MHz	1.510 GHz	0.6 dB	18 kW
BL-7A-C	9200 MHz	1.800 GHz	0.5 dB	Accidently BO
BL-7A-D1	9600 MHz	1.370 GHz	0.4 dB	20 kW

TABLE III: Test Data on Double Slot Limiters

V. FABRICATION AND RF TESTING OF THE BULK DIODE LIMITER ASSEMBLY

A. Bulk Limiter Tuning

The bulk diode limiter assembly consists of the bulk limiter followed by a two stage diode clean up limiter. In combining the bulk limiter with the diode limiter for the First Engineering Samples, it was necessary to use tuning screws in front and back of the bulk limiter to achieve optimal bandwidth performance. But this had an adverse effect on the peak power handling capability of the bulk diode limiter assembly as shown in Tables IV and V. The peak power handling capability was reduced approximately by a factor of two.

B. Matching Structure Optimization and RF Testing of the Bulk Diode Limiter Assembly

1. Single Slot Results

A new matching structure was investigated in which all tuning was accomplished with elements between the bulk limiter and clean up limiter and is discussed in detail in Section III. This design retains the power handling performance of the bulk stage combined with clean up stage as shown in Table II(c). A bulk limiter element mounted in a single slot X-band copper iris is shown in Fig. 10 and typical low level RF performance is shown in Fig. 11. But because the circuit tested was not optimized for bandwidth and the theoretical design required for broader bandwidth bulk limiters, only narrow band performance was achieved. Two bulk limiters were mounted in double slot iris to increase the bandwidth.

2. Double Slot Results

Bulk limiter elements from BL7A run were also mounted in X-band double slot irises. A bulk limiter element mounted in a double slot iris is shown in Fig. 12 and low level RF performance is shown in Fig. 13.



MICROWAVE ASSOCIATES, INC.

TEST DATA SHEET

PROD. APPROVED	DATE	DS. 3940XM	ISSUE
Q. C. APPROVED	DATE	SHEET 1	OF 2

SPECIFICATION SCS-486 LOT SIZE 5 SALES ORDER NO. _____

PARAMETERS	Li	VSWR	PO Note 1	Pf	Ps	Pb	ts	PO Note 1	Pf	Ps	Pb	ts
TEST CONDITIONS	9.0GHz	9.0GHz	Frequency - 9.0GHz tp = 1 μs, DU = .001	Frequency - 9.0GHz Prr = 1 x 10 ³	9.65	9.65	9.65	Frequency - 9.3GHz tp = 1.0 μs, DU = .001	Frequency - 9.3GHz Prr = 1 x 10 ³	9.65	9.65	9.65
MIN. LIMITS	—	—	—	—	—	—	—	—	—	—	—	—
MAX. LIMITS	0.7dB	1.4:1	30kw	50mw	.75w	—	—	30kw	50mw	.75w	—	—
PACKAGE:	BULK LIMITER WITH CLEAN-UP LIMITER											
S/N 1-30R	1.1	1.46	15kw	50mw	1.6w	25mw	8ns	8kw	20mw	1.0w	31mw	5ns
S/N 1-6	.9	1.48	9kw	60mw	1.6w	60mw	8ns	7kw	<10mw	1.0w	30mw	6ns
S/N 1-10-7	1.0	1.35	10kw	50mw	1.6w	50mw	8ns	8kw	<10mw	5w	31mw	5ns
S/N 1-BL-3-2	.9	1.58	MICROWAVE ASSOCIATES	MICROWAVE ASSOCIATES	MICROWAVE ASSOCIATES	SEMICONDUCTOR MATERIAL						
S/N 1-BL-3-3	1.1	1.7	MICROWAVE ASSOCIATES	MICROWAVE ASSOCIATES	MICROWAVE ASSOCIATES	SEMICONDUCTOR MATERIAL						
S/N			NOTE 1, IN ALL CASES PO WAS DETERMINED WHEN THE RECOVERY TIME REACHED									
S/N			2.0 μsec AT THE 3.0 dB POINT.									
S/N												
S/N												
S/N												
S/N												

TABLE IV LOW AND HIGH POWER TEST RESULTS OF FIRST ENGINEERING SAMPLES WITH CLEAN UP LIMITER

TESTED BY: _____ DATE: _____ Q. C. APPROVED BY: _____ DATE: _____





FIGURE 10 SINGLE SLOT BULK LIMITER



BL9C - 3

SINGLE SLOT

$f_0 = 9.49$ GHz

Li @ $f_0 = 0.8$ dB

BANDWIDTH (3dB) = 0.650 GHz

FIGURE 11 LOW LEVEL RF PERFORMANCE OF SINGLE SLOT BULK LIMITER







FIGURE 12 DUAL SLOT BULK LIMITER




535 BL-3-5

TOP SLOT #3

A. $f_0 = 9.8 \text{ GHz}$

Li @ $f_0 = 1.0 \text{ dB}$

BANDWIDTH (3dB) = 0.650 GHz




BOTTOM SLOT #5

B. $f_0 = 10.04 \text{ GHz}$

Li @ $f_0 = 0.8 \text{ dB}$

BANDWIDTH (3dB) = 0.690 GHz



DUAL SLOT -- 3 & 5

C. $f_0 = 10.280 \text{ GHz}$

Li @ $f_0 = 0.5 \text{ dB}$

BANDWIDTH (3dB) = 1.510 GHz

FIGURE 13 LOW LEVEL RF PERFORMANCE OF DUAL SLOT BULK LIMITER

Figures 13 (a) and 13 (b) show insertion loss and 3 dB bandwidth of individual slots which were measured by shorting the other slot by metallic tape. Dual slot results are given in Fig. 13 (c) and show that 3 dB bandwidth of 1.51 GHz was achieved. Low level and high power performance of typical bulk limiters in dual slot irises is shown in Table III. This test data shows that the dual slot configuration exhibits wider bandwidth and is capable of handling peak RF power of 18 kW to 27 kW.

In the single slot case, the degradation in recovery time above 2 μ sec generally indicates that the diode is heating up and will burnout with a further increase in RF power. No such correlation was observed in dual slot units, which makes it difficult to test the unit to peak power performance without destruction.

3. Recovery Time vs RF Power

The recovery time of bulk limiters from BL 7A run was measured in the dual slot iris versus RF power. Single slot measurements were also made on the same unit by shorting one slot with metallic tape. The results are given in Fig. 14 and show reduced recovery time for the dual slot limiter.

4. Recovery Time vs Temperature

A single slot bulk limiter from BL 7A was subjected to a cold test in the following manner: (1) at room temperature, the input power to the device was set at 11.8 kW with resulting recovery time of 1.5 μ sec, (2) the device was then enclosed in a box filled with dry ice; the recovery time was decreased to 1.1 μ sec and (3) the input power was then increased to bring the recovery time to 1.5 μ sec which occurred at 17.8 kW. This shows that device cooling is important in obtaining high power and short recovery time device performance.




FIGURE 14 RECOVERY TIME VS INPUT RF POWER

VI. PROBLEM AREAS

A. Batch Process

In order to improve the manufacturability of bulk limiters, a batch fabrication scheme is under development. This will eliminate the delicate diffusion bonding which is currently in use. Presently we are having problems in the photo plating process which will be resolved in the next quarter.

B. Metallization

Difficulties have been encountered in depositing reproducible evaporated chrome gold films. Other schemes such as electron beam evaporation and sputtered Cr-Au films are under investigation to improve adhesion.

C. Dual Slot Failure Mechanism

A problem has been encountered in predicting burnout of dual slot bulk limiters from recovery time measurements. Typically, single slot units do not burnout until recovery time exceeds 2 microseconds. No such pre burnout indication was found with dual slot units.

D. Recovery Time

The recovery times obtained with both single and dual slot bulk limiters have been in the order of 1.5 to 2 microseconds. This may be reduced by geometry changes being incorporated in the batch fabrication work currently underway.

VII. DELIVERIES

During the quarter, we delivered First Engineering Sample diodes (Item 0001AA) to the U. S. Army Electronics Command. These included five (5) X-band semiconductor bulk limiters and a clean up limiter. The electrical test data of these diodes is given in Table IV.

VIII. CONCLUSIONS

X-band bulk limiters have been fabricated using a new high resistivity silicon with $\rho = 10.4 - 15.0 \times 10^3$ ohm cm (p type) with lifetime of 2×10^3 microsecond. Improvements in polishing, lapping, and photolithographic processing were implemented which improved wafer yield considerably. During the second quarter a number of wafers were produced with the low impedance DC characteristics necessary for high power microwave performance.

The interaction of broadband tuning techniques on power handling capability was examined. A new circuit was developed and successfully tested with bulk limiters fabricated during the second quarter. Bulk limiter performance requirements to meet package performance goals were calculated from test results.

Bulk limiters were fabricated using single and double slot copper X-band irises. Power handling capabilities of 20 kW to 30 kW were observed at a recovery time of 2.0 microseconds. Dual slot bulk limiters exhibited improved bandwidth as predicted by design analysis.

IX. PROGRAM FOR THE NEXT QUARTER

During the next quarter, we will fabricate devices with improved yield and performance by a batch process which will eliminate the gold wire diffusion bond to the bulk limiter element. High temperature metallization (Ti-W-Au) and low temperature glass passivation schemes will be implemented to further improve the power handling capability of the bulk limiters.

We have received high resistivity silicon material $\langle 111 \rangle$ orientation grown by Hughes Aircraft through USAECOM for bulk limiter evaluation in the next quarter.

X. IDENTIFICATION OF PERSONNEL

During this quarter, the following technical personnel contributed to this program.

<u>TITLE</u>	<u>HOURS</u>
Project Manager	325
Silicon Materials Manager	25
Senior Processing Engineer	30
Processing Engineer	60
Limiter Engineer	85
Engineering Assistant (Fabrication)	500
Engineering Assistant (Test)	200

Technical Requirements

High Power Bulk Semiconductor Limiter

1. SCOPE: This specification describes a passive, solid state, receiver protector using a bulk semiconductor limiter in combination with a semiconductor diode limiter. Limiter operation will provide isolation from x-Band pulses up to 30 kw over a variety of test conditions.

2. APPLICABLE DOCUMENTS

2.1 Documents. - The following documents, of issue in effect on the date of invitation for bids, form a part of this specification to the extent specified herein.

SPECIFICATIONS

MILITARY

MIL-E-1
MIL-P-11263

General Specification for Electron Tube Parts, Materials, and Processes Used in Electronic Equipment

STANDARDS

MILITARY

MIL-STD-105

Sampling Procedures and Tables for Inspection by Attributes

MIL-STD-202

Test Methods for Electronic and Electrical Components Parts

MIL-STD-1311A Microwave Oscillator Test Methods

(Copies of specifications, standards and publications required by contractors in connection with specific procurement functions should be obtained from the procuring activity or as directed by the contracting officer. Both the title and number of symbol should be stipulated when requesting copies.)

FSC 5961

BEST AVAILABLE COPY

3.1 Function Description. - The high power, solid state, limiter specified herein will operate in the frequency band 9.0 - 9.65 GHz. A multi-stage configuration is acceptable with the first stage incorporating the principle of avalanche breakdown of near-intrinsic silicon to achieve isolation. This device will be mounted in a fixed tuned resonant waveguide cavity designed to provide the necessary avalanche field conditions. The second stage shall be either a bulk effect device or a semiconductor diode limiter. Both limiter devices will be mounted in a common structure and no external bias or drive will be necessary for its operation. The receiver protector is required to operate in unpressurized conditions.

3.2 Mechanical Characteristics. - The bulk semiconductor limiter structure will conform to the following requirements:

- (a) Weight : 20 oz max
- (b) Input flange : mates with UG-403/U choke flange
- (c) Output flange : mates with UG-135/U cover flange
- (d) Mounting position : any
- (e) Cooling : conduction

3.2.1 Physical Dimensions. - The bulk semiconductor limiter shall conform to Figure 1.

3.2.2 Construction. - Parts and materials will be in accordance with MIL-P-11268.

3.3 Electrical characteristics. - The bulk semiconductor limiter will conform to the following requirements:

- (a) Peak RF Input power, : 30 kw, $D_u = .001$
 $1/\mu\text{sec}$ pulses continuous : 10 kw, $D_u = .01$
- (b) Insertion Loss : 0.7dB (max)
- (c) Low Level VSWR : 1.4:1 (max)
- (d) Recovery Time : 0.8 μsec (max)
- (e) Flat Leakage : 50 mw (max), for 30 kw, .001 duty cycle, $1\mu\text{sec}$ pulse
- (f) Spike Leakage : 750 mw (max), for 30 kw, .001 duty cycle, $1\mu\text{sec}$ pulse
- (g) external bias : none

Parameter	Symbol	Min	Max	Unit
Frequency	F	9.0	9.65	GHZ
Peak Power	P		30	kw
Average Power	P _a		100	w
Ambient Temp.	T _A	-55	+85	°C
Altitude	—		50,000	ft

3.5 Marking. - Each bulk semiconductor limiter shall be marked with the following information:

- (a) Manufacturer's model number
- (b) Manufacturer's serial number, individually for each limiter.
- (c) rf input port.
- (d) rf output port.

4. QUALITY ASSURANCE PROVISIONS

4.1 Inspection.

4.1.1 Responsibility for inspection. - The contractor is responsible for the performance of all inspection requirements as specified herein. The contractor may utilize his own facilities or any commercial laboratory acceptable to the government. The government reserves the right to perform any of the inspections set forth in the specification where such inspections are deemed necessary to assure supplies and services conform to prescribed requirements. Inspection records of the examinations and tests shall be kept complete and available to the government.

facilities shall be of sufficient accuracy, quality, and quantity to permit performance of the required inspection. The supplier shall establish calibration of inspection equipment to the satisfaction of the government.

4.2 Classification of inspection. - The examination and testing of limiters shall be classified as follows:

- a. First article inspection (see 4.3).
- b. Quality conformance inspection (see 4.4.).

C. 1.
4.3 First article inspection. - First article inspection shall be performed by the supplier, after award of contract and prior to production at a location acceptable to the government. It shall be performed on sample units which have been produced with equipment and procedures which will be used in production. This inspection shall consist of QCI-1, QCI-2, and QCI-3 inspection in accordance with 4.4.1, 4.4.2 and 4.4.3.

4.3.1 Sample. - Twenty (20) limiters shall be submitted for first article inspection.

P. 1
4.4 Quality Conformance Inspection.

4.4.1 Quality conformance inspection - Part 1 (QCI-1). - Every limiter shall be tested in all positions of the Quality Conformance Inspection - Part 1 (QCI-1). No failures shall be permitted.

4.4.2 Quality conformance inspection - Part 2 (QCI-2). - The Quality Conformance Inspection - Part 2 (QCI-2) shall be performed in accordance with MIL-STD-105, Inspection Level S1 with an AQL of 6.5%. In the event of lot rejection, tightened inspection procedures shall be invoked. Normal inspection shall be resumed when two (2) consecutive lots have conformed with QCI-2 tests. If the lot size is less than 50 limiters, the sample size shall be one (1) with an acceptance number of zero (0). For purposes of inspection, the lot size shall be one (1) month's production.

4.4.3 Quality conformance inspection - Part 3 (QCI-3). - Three limiters shall undergo continuous life testing for a min. of 2500 hrs. No failures shall be permitted.

4.5 Detailed listings of quality conformance inspection tests. - Quality conformance inspection tests shall be conducted in accordance with Table I (QCI-1), Table II (QCI-2), and Table III (QCI-3).

46
 Test Conditions

Function Unit	T _A °C	F _o GHZ	P _o Watts	μsec	PPR Pulses/sec	D _u	Watts
TC 1	25±3	9.0, 9.375, 9.65±.01	30,000 ± 500	1.0±0.1	1000±25	.001	30
TC 2	25±3	9.0 - 9.65 ± .01	0.001 CW				
TC 3	25±3	9.0, 9.375, 9.65±.01		1.0±0.1	1000±25	.001	
TC 4	25±3	9.0, 9.375, 9.65±.01	10,000 ± 250	1.0±0.1	10,000 ±150	.01	100
TC 5	25±3	9.375±.01	30,000 ± 500	1.0±0.1	1000 ±25	.001	30
TC 6			0				
TC 7	25±3		0				

BEST AVAILABLE COPY

	Mil Standard	Application Method	Test Condition	Symbol	Limits		Units	Notes
					Lower	Upper		
Maximum Leakage (flat)	1311A	4452A	TC 1	P _f	50		mw	1,3
Maximum Leakage (spike)	1311A	4452A	TC 1	P _s	750		mw	2,3
Insertion Loss	1311A	4416	TC 2	Li	0.7		db	3,4
Low Level VSWR	1311A	4473	TC 2	σ	1.4:1		—	3,4,5
Recovery Time	1311A	4471B (Method B)	TC 1	τ	0.8		μ sec	3,8
Firing Power	1311A	4496	TC 3	P _{FR}	150		mw	3,6,8

Quality Conformance Inspection - Part 1 (QC1.1)

Test	Mil Standard	Application Method	Test Condition	Symbol	Limits		Unit	No.
					Lower	Upper		
Maximum Leakage (flat)	1311A	4452A	TC 1	P _f	—	100	W	1,7
Maximum Leakage (spike)	1311A	4452A	TC 1	P _s	—	400	W	2,7
Maximum Leakage (flat)	1311A	4452A	TC 4	P _f	—	50	mw	1,3
Maximum Leakage (spike)	1311A	4452A	TC 4	P _s	—	750	mw	2,3
Recovery Characteristic (phase)	—	—	TC 5	ΔR_p	—	0.5	degree	3,8,9
Recovery Characteristic (amplitude)	—	—	TC 5	ΔR_a	—	0.1	db	3,8,9
Temperature Cycling (non-oper.)	1131A	1027	TC 6	ΔL_L	—	0.2	db	10
				ΔF_3	—	100	mw	
				ΔY	—	0.2	μ sec	
Vibration	202E	Method A	TC 7	ΔL_L	—	0.2	db	10
				ΔF_3	—	100	mw	
				ΔY	—	0.2	μ sec	
Shock	202E	Method G	TC 7	ΔL_L	—	0.2	db	10
				ΔF_3	—	100	mw	
				ΔY	—	0.2	μ sec	
Humidity	1311A	1011	TC 6	ΔL_L	—	0	db	10
				ΔF_3	—	0	mw	
				ΔY	—	0	μ sec	

BEST AVAILABLE COPY

	Mil Standard	Application Method	Test Condition	Symbol	Limits		Unit	Notes
					Lower	Upper		
Life Test	1311A	4551A	TC 5	\uparrow	2500		hours	11
Life Test End-Point (1)	1311A	4452A	TC 1	P_s		1.0	watt	2,3
Life Test End-Point (2)	1311A	4416	TC 2	L_i		0.9	db	3,4
Life Test End-Point (3)	1311A	4471B	TC 1	γ		1.0	μ sec	3
Life Test End-Point (4)	1311A	4452A	TC 1	P_f		75	mw	1,3
Life Test End-Point (5)	1311A	4496	—	PFR		170	mw	3,6

Quality Conformance Inspection - Part 2 (QC111-3)

BEST AVAILABLE COPY

TESTS:

Maximum flat leakage shall not exceed the specified limits for test frequencies 9.000, 9.375, 9.650 GHz. The incident Rf pulse will have a risetime 50 nanoseconds maximum. Test configuration reference figure 4452 - 1b. The peak power measurement will be accomplished by calibrating the deflection of a sampling oscilloscope as described in section 3.2 paragraphs 3.2.1 and 3.2.2 of Mil-Std-1311A.

The maximum spike leakage shall not exceed the specified limits for test frequencies 9.000, 9.375, 9.650 GHz. Oscilloscope calibration technique as described in section 3.2 paragraphs 3.2.1 and 3.2.2 of Mil-Std-1311A is applicable. Amplitude variation shall be recorded by observing the distribution of spike amplitudes for 1 minute time through open shutter of scope camera.

Quality conformance test to be made using multi-stage limiter. For example using the high power bulk stage followed by the limiter diode.

A swept frequency may be used.

Match Termination used in this test circuit shall have a VSWR of 1.05 or less.

The firming power shall be defined as a dB increase of limiter insertion loss compared to the "cold" insertion loss.

Quality conformance test to be made using bulk semiconductor stage only.

For this specification the following abbreviations and symbols in addition to MIL-E-1 abbreviations and symbols shall apply; τ = time (recovery), ΔR_{ϕ} = variation of phase on recovery (total deviation at a fixed time), ΔR_{α} = variation of amplitude on recovery (total deviation at a fixed time), P_{FR} = firing power.

The maximum variation in phase and amplitude as measured by dynamic phase and amplitude test facility shall not vary more than the specified limits over a 1 minute integration time period. Measurement to be made at a point 5 μ sec from the cessation of 1 μ sec input pulse.

Measurement of parameters cited will follow the procedures outlined in QCI -1.





The bulk semiconductor limiter shall operate over the entire duration of the life test. The spike leakage (P_s) will be periodically monitored. Life test will be interrupted each 720 \pm 20 hours intervals to permit testing of end of life test end points.

5. PREPARATION FOR DELIVERY

5.1 Packaging, Packing and Marking. - Packaging, packing and package marking shall be specified in the contract.

BEST AVAILABLE COPY

LINE DRAWING



Notes:

- a) all dimensions in inches
- b) all tolerances ± 0.05 unless otherwise specified

BEST AVAILABLE COPY

DISTRIBUTION LIST

	<u>#</u> <u>CY</u>		<u>#</u> <u>CY</u>
Department of Defense Deputy for Science and Tech. Ofc Assistant Secretary of the Army (R&D) Washington, DC 20310	1	Director US Army Production Equipment Agcy ATTN: Manufacturing Tech Div. Rock Island Arsenal Rock Island, IL 61201	1
Commander Picatinny Arsenal ATTN: SARPA-FR-S-P Dover, NJ 07801	1	Commander Harry Diamond Laboratories ATTN: Mr. Horst Gerlach 2800 Powder Mill Rd. Adelphia, MD 20783	1
Commander US Army Research Office ATTN: DRXRO-IP PO Box 12211 Research Triangle Pk, NC 27709	1	Commander US Army Materiel Readiness & Development Command ATTN: DRCPM-NXE-D (Dr. McClung) Nike X Project Office Redstone Arsenal, AL 35809	1
Commander US Navy Material Ind Res Office ATTN: Code 226 NAVMIRO Mr. Oscar Welskar Philadelphia, PA 19112	1	Director Electronic Components Lab ATTN: DRSEL-TL-IL (Mr. V. Higgins) Fort Monmouth, NJ 07703	1
Director ARPA 1400 Wilson Blvd. Arlington, VA 22209	1	Commander US Army Missile Command ATTN: AMSMI-IEVL (Mr. R. Buckelew) Building 4500 Redstone Arsenal, AL 35809	1
Commander Defense Documentation Center ATTN: TISIA-1 Cameron Station, Bldg. 5 Alexandria, VA 22314	12	Office of Defense Research & Eng'g Communications and Delectronics Room 3D1037 Washington, DC 20330	1
Commander US Army Electronics Command ATTN: DRSEL-RD-EM-2 Fort Monmouth, NJ 07703	1	Commander US Army Materiel Readiness & Development Command ATTN: DRCDE-D 5001 Eisenhower Ave. Alexandria, VA 22304	1
Director Electronic Components Lab ATTN: DRSEL-TL-IJ (G. Morris) Fort Monmouth, NJ 07703	1		

DISTRIBUTION LIST

	<u># CY</u>		<u>#CY</u>
Commander US Naval Air Development Center ATTN: Library Johnsville Warminster, PA 18974	1	Commander Rome Air Development Center Griffiss Air Force Base ATTN: (EMERR) Mr. L. Gubbins Rome, NY 13440	1
Chief Naval Ship Systems Command Dept of the Navy ATTN: Code 681A2b, Mr. L. Gumina Room 3329 Washington, DC 20330	1	Commander Rome Air Development Center Griffiss Air Force Base ATTN: (EMERR) Mr. Regis C. Hillow Rome, NY 13440	1
Commander Dept of the Navy ELEX 05143A ATTN: A.H. Young Electronics System Command Washington, DC 20360	1	Commander Air Force Materials Lab ATTN: MATE (Mr. J. Wittebort) Electronics Branch Wright-Patterson Air Force Base Dayton, OH 45433	1
Commander US Naval Research Laboratory ATTN: G. Abraham 5205 Washington, DC 20390	1	AFAL (AVTA) Electronic Technology Division ATTN: Mr. Robert D. Larson, Chief Advanced Electronics Devices Branch Wright Patterson Air Force Base Dayton, OH 45433	1
Reliability Analysis Center ATTN: RADC-RBRAC Griffiss Air Force Base New York 13441	1	Advisory Group on Electron Devices 201 Varick St., 9th Floor New York, NY 10014	2
Commander Defense Electronics Supply Ctr Directorate of Engineering & Standardization ATTN: (DESC-ECS) Mr. N.A. Hauck Dayton, OH 45401	1	National Aeronautics & Space Admin George C. Marshall Space Flight Ctr ATTN: R-QUAL-FP (Mr. L.C. Hamiter) Huntsville, AL 35812	1
Commander Air Research & Development Command ATTN: RDTCT Andrews Air Force Base Washington, DC 20330	1	Commander US Army Electronics Command ATTN: DRSEL-PP-I-PI-1 Fort Monmouth, NJ 07703	2

DISTRIBUTION LIST

	<u>#</u> <u>CY</u>		<u>#</u> <u>CY</u>
NASA Manned Space Craft Center Reliability and Flight Safety Div ATTN: Mr. Lawrence Steinhardt Houston, TX	1	General Electric Company No. Concourse Bldg. Syracuse, NY 13212	1
Scientific & Technical Info Facility ATTN: Acquisition Branch (S-AK/DL) PO Box 8757 Baltimore (Wash. Intl A/P, MD 21240	1	General Motors Corp. Delco Radio Div. ATTN: Dr. E. Jaumot, Jr. PO Box 1104 Kokomo, IN 46901	1
Avantek ATTN: Mr. Thielan 3001 Cooper Rd Santa Clara, CA 95051	1	General Instrument Corp. Semiconductor Products Group 600 W. John St. Hicksville, LI, NY 11802	1
AIL ATTN: Mr. Lou Cianciulli Commack Rd. Deer Park, LI, NY	1	Honeywell, Inc. Semiconductor Products 2747 Fourth Ave. Minneapolis, MN 55408	1
American Electronics Laboratory Richardson Rd Comar, PA	1	Micro Electronics Lab Hughes Aircraft Co 500 Superior Ave. Newport Beach, CA 92663	1
Alpha Industries Inc. ATTN: Dr. W. K. Niblack 20 Sylvan Rd. Woburn, MA 01801	1	IBM Components Div. ATTN: Mr. Al Kran East Fishkill, Rt. 52 Hopewell Junction, NY 12533	1
Bendix Corporation Semiconductor Div. ATTN: Mr. J. Ruskin South St. Holmdel, NJ 07733	1	KSC Semiconductor Corp. ATTN: Mr. S. Cudletz, Pres. KSC Way (Katrina Rd). Chelmsford, MA 01824	1
Collins Radio Company Cedar Rapids Div. ATTN: Mr. W. Caldwell Cedar Rapids, IO 52406	1	Arthur D. Little Acorn Park ATTN: Dr. H. Rudenberg 15/206 Cambridge, MA 02140	1
General Micro-Electronics, Inc. 2920 San Ysidro Way Santa Clara, CA 95051	1		

DISTRIBUTION LIST

	<u>#</u> <u>CY</u>		<u>#</u> <u>CY</u>
Raytheon Company Microwave Power Tube ATTN: R. E. Roberts Willow St. Waltham, MA 02154	1	Sanders Associates, Inc. ATTN: Microwave Dept. 95 Canal St. Nashua, NH	1
Motorola, Inc. ATTN: Mr. J. LaRue 5005 East McDowell Rd. Phoenix, AZ 85008	1	Texas Instruments Semiconductor Components Div. ATTN: Semiconductor Library PO Box 5012 Dallas, TX	1
Northrup Corporate Labs ATTN: Library 320-61 3401 West Broadway Hawthorne, CA 90250	1	Western Electric ATTN: Mr. R. Moore Maron & Vine Sts. Laureldale, PA	1
Philco Ford Corporation Microelectronics Div. Church Rd. Lansdale, PA 19446	1	Varian Associates Solid State Div. ATTN: Mr. J. Collard 8 Salem Rd. Beverly, MA 01803	1
Raytheon Company Semiconductor Operation ATTN: Mr. S. Weisner 350 Ellis St. Mountain View, CA 94040	1	Commander Air Force Materiels Lab Wright Patterson AFB ATTN: AFML/STE (Ms. E. Tarrants) Dayton, OH 45433	1
Dr. Robert H. Rediker MIT Bldg. 13-3050 Cambridge, MA 02139	1		
Sprague Electric Co. ATTN: Mr. W.C. Donelan 87 Marshall St. North Adams, MA 01247	1		
Solitron Devices, Inc. 256 Oak Tree Rd. Tappan, NY 10983	1		