

AD-A051 740

AEROSPACE RESEARCH INC BOSTON MASS
PASSIVE INFRARED MOTION SENSOR (PIMS) (PRELIMINARY). OPERATION --ETC(U)
MAY 77

F/G 17/5

DAA653-76-C-0158

UNCLASSIFIED

PUB-577

NL

| OF |
AD
A051 740



END
DATE
FILMED
4-78
DDC

AD A 051740

2
5

BRUBAKER DESK COPY

OPERATION AND
MAINTENANCE MANUAL

6
PASSIVE INFRARED MOTION SENSOR
(PIMS)
(PRELIMINARY), ~~MAY 77~~
Operation and Maintenance
Manual.

AD NO. []
DDC FILE COPY

11 May 77

12 38P.

DDC
REGISTERED
MAR 24 1978
A

Prepared for:

Department of the Army
U.S. Army Mobility Equipment Research and Development Center
Ft. Belvoir, Virginia 22060

15
Contract DAAG53-76-C-0158

14 PUB-5771

Aerospace Research, Inc. ✓
130 Lincoln Street
Boston (Brighton), Massachusetts 02135

RESTRICTION STATEMENT A
Approved for public release;
Distribution Unlimited

Pub. No. 577 ✓
May 1977

009 900 JOB

1.0 THEORY OF OPERATION

General

Figures 1 and 2 are simplified block diagrams of the Passive Infrared Motion Sensor (PIMS). Figure 3 shows the location of the 17 beams of coverage within the 20 ft. x 30 ft. specified area when the optics are mounted at 7 ft. 4 inches. The system is a motion detector using transient changes in the infrared background, within specified velocities, to generate alarms. A long term infrared source would eventually blend into the overall noise background and not be detected indefinitely. A filter is used to prevent visible light from generating alarms.

Since infrared detection is passive any number of units can be placed in a particular location without interference.

Infrared detection becomes less sensitive when the background temperature approaches that of the target (human intruder).

Some care must be taken upon installation that clutter such as rapidly heating pipes, windows or air ducts are not located within one or more beams.

Due to the long time constants involved in processing frequencies around .1 Hz, it is necessary to allow a 5 minute warmup before alarms can be considered genuine.

Agg Hunt R78-0271

A





FIGURE 2

FIGURE 1

Block Diagram REV 0

HEAD ASSEMBLY 490-2103

- NOTES :
- 1) SWITCHING SELECTION IS DONE WITH SLIDER SWITCHES
 - 2) LOGIC 1 = +5V, LOGIC 0 = 0V
 - 3) LOGIC SYMBOLS DO NOT REPRESENT ACTUAL GATES



PAGE 3
 BLOCK DIAGRAM REV 0
 PIMs ALARM LOGIC
 PART OF SIGNAL PROCESSOR 490-2100
 (FIG 4)

THIS IS THE
 1) 1) STATE
 ALARM MAY BECOME
 1 SEC. MINIMUM
 NOT 1 SEC

ALARM TO
 FINDS SYSTEM
 ALARM TO
 ALARM BOX

2.0 CIRCUIT/OPTICS DESCRIPTION


See enclosed schematics for the receiver, signal processor and J-SIIDS adapter box.

2.1 Receiver Card: Assembly 490-2101

The receiver assembly may be mounted up to 500 ft. away from the signal processor. Up to six heads may be tied into each processor card.

The receiver is made up of a +16 Vdc and +8 Vdc regulator. The input voltage is between +18 Vdc and +22 Vdc. Typical steady state current drain for the entire card is 1.5 ma.

The infrared to voltage converter consists of a dual thin thermistor flake mounted on top of a transistor case. This case is mounted in a tubular holder which in turn mounts to the printed circuit board. A +8 vdc reference is supplied to the thermistor as shown below.




The junction of the two matched thermistors is applied to one side of a differential amplifier. This amplifier has a +4 Vdc reference and can respond in a bipolar manner depending on whether T_1 or T_2 increases in temperature. The front end of the differential amplifier is made up of a matched pair of field effect transistors, having very high input impedance (> 10 meg). The operating point for the fets is set by selecting R_5 at the time of factory test. The voltages at E_1 and E_2 are set to 6.7 vdc.

The drains of Q1 are connected to the inputs of a low power, low noise operational amplifier. The total gain of the fets and operational amplifier is 23 db ($E_o/E_{in} = 14$). The operational amplifier is operated from +16 vdc and ground. It is biased for +8 vdc output. A +8v bias allows bipolar operation and also provides a 0v bias across the two tantalum coupling capacitors (+8 v from the signal processor is on the other side of the capacitors.) Low bias means the DC leakage through the capacitors will be minimal.

The head is connected to the processor through two coax wires.

(See below).



The tamper line only goes as far as a terminal strip mounted inside the head assembly. The tamper line then runs to a load resistor via the tamper switch. The load resistor is mounted to the terminal strip. In the case of multiple heads the tamper line is daisy chained and the load resistor appears only at the last head. Conditions for a tamper alarm are discussed under the next section. The optics which focus the 17 beams on to the thermistors will be also discussed in a future section.

2.2 Signal Processor - Assembly 490-2100

2.2.1 General

The signal processor is mounted on a 6 inch x 8 inch printed circuit board. Actually the card consists of two separate processing channels each of which can accommodate up to 3 receivers. Each channel has a separate gain control for the summation of heads used. The final intrusion alarm can originate from any receiver input. There are several options that will be discussed as far as the wiring of jumpers on the board.

In addition to the two processing channels which contain gain and bandpass filters the processor also contains tamper detection circuits, a +16 V/+8V regulator, a DC to DC converter when +10V is the prime DC power and alarm logic.

2.2.2 Input Amplifier AR1 or AR6

The input stage has a gain adjustment from 28 to 41 DB. The three 130K input resistors form a summing junction in conjunction with the operational amplifier. (DO NOT GROUND UNUSED INPUTS). The DC bias at the output is set to +8V for maximum bipolar operation. The .01 uf capacitors (C4 or C45) lower the bandpass so as to only allow the frequencies inside the two following active bandpass filters to pass. This particularly lowers any 60 Hz pickup from power cables in the area. Clockwise rotation of either potentiometer will increase the gain of the corresponding channel.

2.2.3 Bandpass filters AR2/AR3 and AR7/AR8

Following the variable gain amplifiers is a parallel channel each with a gain of 42 db (in the passband). These amplifiers are also active bandpass filters with roll offs of 12 DB/octave. The center frequency of the High Bandpass is 2 Hz. The center frequency of the Low Bandpass is .13 Hz. (See enclosed plots Fig. 4). Two filters are used in order to improve the signal to noise ratio. Both amplifiers are offset by the regulated +8V. Test points are provided at the top edge of the card in order to monitor the outputs of all four bandpass filters.

2.2.4 Threshold ~~Resistors~~ AR 9 and AR10

In order to ~~ascertain~~ whether a particular infrared transient constitutes an alarm, a threshold ~~criteria~~ must be set. False alarm rates from real installations are not available yet ~~but~~ extensive lab tests indicate a threshold of greater than +9 Vdc or less ~~than~~ -7dc shall cause an alarm (in conjunction with other logic criterion ~~described later~~). If the threshold need be changed in the future, 16 resistors on the ~~processor~~ card may be changed.

The threshold ~~detector~~ is made up of resistors to obtain the desired $\pm 1V$ range and a quad ~~operational~~ amplifier (LM2901N) specifically designed as a threshold detector. ~~The~~ quad amplifier only draws .8 ma (4 mw unit). The output stage has an ~~open collector~~ and therefore R35 and R76 are pull up resistors. The outputs are "wired ~~and~~" so that an alarm is 0 Vdc and no alarm is +5 Vdc (at E20 and E22).

2.2.5 DC Regulator ~~to~~ -16V

The specification for the PIMS system states that the input DC power supply may vary ~~from~~ -13V dc to +22 Vdc. In the FIDS configuration the input is from +9V to +11 Vdc ~~in which case~~ the DC to DC converter A1 is wired into use. The DC to DC ~~converter~~ has a gain of two. Several portions of the processor require a voltage less than +22V (example: μ A776 max. +18V) and a regulated vottage (example: threshold voltage, DC offset to op-amps and +5V for logic).

The regulator ~~has one~~ resistor (R45) which must be selected at initial test. A 1% resistor is ~~chosen~~ that adjusts the +8V supply as close as possible to +8.0 Vdc, Fet Q3 acts ~~as~~ a constant current source so that if the +16 V tries to change then ~~+8V~~ is maintained at the positive input to AR5 and AR4. Q2 is a part of the feedback loop for AR4. The gain of AR4 is $+(1 + R44/R42)$ or 2. The output at E18 is ~~two times~~ +8 or +16Vdc.

2.2.6 Tamper Threshold Detector

The Tamper threshold Detector is designed to generate a 1 sec. alarm at pin 17 of the signal processor. The level will be 0 Vdc for an alarm and +5 Vdc for no alarm. The drive capability shall be a T²L fan out of 4 max.

When pin 16 is loaded with a 10K, 1% resistor, the tamper alarm will occur if either condition below happens.

- 1) The tamper line opens (cut or via tamper switch)
- 2) The tamper line is tied to the +20V at the heads.
- 3) The tamper line is tied to ground.
- 4) The tamper line has a parallel resistor tied across which is less than 7.5K ohms.

The tamper line will be daisy chained through from 1 to 6 heads.

Each head has a tamper switch. The last head in the chain has the 10K resistor to ground. The normal no alarm condition produces approximately + .72 Vdc on the tamper line.

A logic transition from 1 to 0 at the output of AR11 will trigger the 1 second multivibrator (U7).

2.2.7 Normal Alarm Logic

See Figure 2 for block diagram.

There are several choices as to what logic is employed. This is accomplished by the use of soldered jumpers. A summary of these jumpers appears on the processor schematic. Some of the jumpers do not affect the logic. Also see the section on installation instructions regarding jumper usage.

If the RCVR 1-3 channel is to be enabled then jumper E22 to E23 is used and E23 to E24 is not used. If RCVR 1-3 channel is not to be used E22 to E23 is not used and E23 to E24 is used. (The same applies to RCVR 4-6 channel with its corresponding E20 to E21 and E25 to E26 jumpers). E23 to E24 and E25 to E26 are used to simulate an artificial alarm during the self test mode if there is no head connected to that channel. U1 pin 4 is 0V the test mode.

Assuming there is at least one head connected to each channel the alarm logic is such: If either channel generates an alarm (OV at either E20 or E22) then either U3/E or U3/F produces a logic 1. U1/A is a nor gate (a logic 1 at either input produces a logic 0 at U1 pin 5. If there is no logic 1 at (Test Signal) pin 28, then U1 pin 6 is at Logic 0. Two logic 0's at U1/B produces a logic 1 at U2 pin 3. Since U2 pins 4 and 5 are normally logic 1 (except for 30 seconds after test mode drops out) the output at U2 pin 6 is logic 0 for the alarm condition.

At this point, depending on customer usage, the logic has two possible paths. The first is a normal route through E1 to E2 jumper with E2 to E32 removed. This bypasses the two step logic. Bypassing the two step logic normally is for conditions of high security or very low clutter. In this condition, U2 pin 11 is held to logic 1 because the test signal is at logic 0. U2 pin 13 is at logic 1 because the normal condition of U5 pin 11 and AR11 pin 14 is a logic 1. In order for U2 pin 13 to be a logic 0, U1 pin 10 must be a logic 1. U1 pin 10 can only be a logic 1 if both U1 pins 8 and 9 are logic 0. The 5 second delay at AR11 pin 14 insures U2 pin 13 will be a logic 1 when the first alarm occurs. So with U2 pins 11 and 13 at logic 1 and U2 pin 12 going from logic 1 to logic 0 (alarm), U2 pin 10 goes from logic 0 to logic 1 and triggers the 1 second alarm multivibrator U6.

The second possible logic path previously mentioned for the first alarm at U2 pin 6 is to initiate the two step logic.

The following requirements are necessary in order to generate the intrusion alarm when the two step logic is not bypassed; i.e., jumper E1 to E2 removed, jumper E2 to E32 used.

1) The 0 logic alarm at U2 pin 6 remains for greater than the 5 second delay period at AR11 pin 14.

OR

2) During the period of the U5 multivibrator (Select 1 minute or 5 minutes) and after the 5 second delay is over, a second alarm (Logic 1 to Logic 0) at U2 pin 6 occurs.

The two step logic prevents noise spikes or one time clutter occurrences from generating alarms. In high clutter environments the 1 minute jumper E3 to E4 would be used. If E3 to E4 is not used the second threshold alarm can occur within 5 minutes of the first (after the 5 second delay is over).

2.2.8 Test Mode Logic

See Figure 2 for block diagram.

The test mode is a special situation. An infrared source is placed in one of the beams of either RCVR 1, 2 or 3 and in either RCVR 4, 5, or 6. The infrared devices are controlled by the console operator.

In a situation where only one channel is being used (RCVR 1, 2 or 3) for example and nothing is tied to pins 5, 6 or 7 of the processor card, the following jumper arrangement is required:

E22 to E23	(IN)
E23 to E24	(OUT)
E20 to E21	(OUT)
E25 to E26	(IN)

If only (RCVR 4, 5 or 6) channel is used and there is nothing tied to pins 2, 3 or 4 then the following jumper arrangement is required:

E22 to E23	(OUT)
E23 to E24	(IN)
E20 to E21	(IN)
E25 to E26	(OUT)

The use of the E23 to E24 and the E25 to E26 jumper is an artificial way to generate a "test" alarm when that channel is not connected.

An artificial alarm must be generated because for the test mode to work, U2/A acts as a nand gate (alarms in both channels and being in the test mode) make U2 pin 11 at logic 0 and thereby bypass the normal route or 2 step logic route. When in the test mode pin 28 is at logic 1.

U2 pin 2 and U1 pin 6 becomes logic 1 in less than 1 millisecond after pin 28 is logic 1. A logic 1 on U2 pin 2 enables U2/A and awaits the logic 1 alarms at pins 1 and 8.

The infrared test source takes greater than 4 millisecond to turn on - so U1 pin 6 does not have a race condition to inhibit U1/B. U1/B must be inhibited during test mode or else an alarm will be generated at U2 pin 6 during the test mode (which is not desired).

In order to get from the test mode back to the normal mode some additional logic is required. Since there is a rather long recovery time in the processor before the circuits have stabilized from the test infrared source, it is necessary to temporarily inhibit normal operation for a 30 second period after the test signal (Pin 28) has gone back to logic 0. This is accomplished by forcing U2/B to a logic 1 (no alarm condition) as long as U4 is in its 30 second period.

The R94/C21 time constant (3MS) is used to prevent a race condition. This time constant insures that U1/B is forced to a logic 0 for a short extended period necessary to get U4 pin 11 to logic 0.

2.2.9 Optics

See Figures 5 and 3.


The optics consist of a multi-faceted mirror assembly which has 17 fields of view as shown in Figure 3. The mirrors reflect the infrared energy on to a parabolic mirror which in turn focuses the energy on to the dual thermistor discussed earlier. The mirror assembly has a hard cover with windows to allow the IR energy to enter. The windows are covered with a translucent polyethylene material that only slightly attenuates the infrared energy. The mirror surfaces are coated with chrome.

A pair of set screws lock the thermistor mount at a designated distance to optimize the focus. The focus is done with an Alan Head screw through the back of the wall plate holding the mirror assembly. The adjustment screw is removed at the factory after the set screws are tightened.

FIDS SYSTEM

IN/OUT SIGNAL PROCESSOR

TB1 ON RECEIVER ASSEMBLY




PAGE 15

PIMS INTERCONNECTIONS FOR FIDS
FIG. 6

J-SIIDS
ADAPTOR UNIT
WITH SIGNAL PROCESSOR

TB1 ON
RECEIVER
ASSEMBLY



PAGE 16

PIMS INTERCONNECTIONS FOR J-SIIDS
FIG 7

3.0 INSTALLATION INSTRUCTIONS

See Figures 6 and 7

3.1 General Comments

The PIMS Signal Processor has been designed to operate with both FIDS and J-SIIDS systems. Interconnections for either system are shown in Figures 6 and 7. In addition, J-SIIDS has a low current mode and a normal mode. General comments for all systems will be given in addition to special instructions for each system. The signal processor card has 12 soldered jumpers (see schematic, logic section and installation instructions). Wrong usage of these jumpers can cause circuit malfunction or permanent damage to electrical components.

3.2 General instructions (all systems)

3.2.1 Location and Wiring of RCVR Assembly:

The metal plate that supports the RCVR mirror and preamplifier has three holes for screw mounting to a flat vertical wall. Normally the center of the optics are at 7'4" (to obtain beams patterns in Figure 3). The height could be varied from 6ft. to 8 ft. if there are obstructions on the wall, etc.

The Receiver head shall be connected to the FIDS system or J-SIIDS adapter box with two RG-58 coax cables which are under 500 ft. in length. The daisy chain loop shown also uses RG-58 coax. The coax wire shall have Flag lugs (KULKA 600 FL) fabricated to the ends for connection to TB1 of the RCVR and TB1 of the J-SIIDS adapter box. The coax location inside the assembly is shown on Figure 5 (490-2103).

The 10K resistor and the metal jumper come mounted on every head. At the time of installation the metal jumper is retained ONLY on the terminal strip of the last receiver. This ties the 10K to ground at the end of the tamper loop.

The plastic cap that is placed over the thermistor mount should not be removed until just before the cover is to be put in place.

It is suggested that the coax wires be run in metal conduit to provide protection and shielding.

3.2.2 Gain Settings

The signal processor has a gain adjustment for each of its two channels (R8 for RCVR 1, 2 & 3 combo) and (R55 for RCVR 4, 5 & 6 combo). The criteria for setting these pots is based on many factors such as clutter, whether the two step logic is used, level of security and tolerable false alarm rates. Test points E27, E28, E29 and E30 are brought out to the edge of the card in addition to E31 (GROUND). E27 and E29 are low frequency channels. E28 and E30 are high frequency channels. These points can be monitored with a scope (DC input) or a chart recorder (such as a GOULD 156327 57). Peak variations in noise exceeding $\pm 1V$ around the +8V bias will cause alarms (except under some conditions when the two step logic is used).

If it is not clear where to set the gain initially it is suggested to set it at mid range. If after one week there are no false alarms the gain could probably be raised to 3/4 full range. (clockwise rotation for increasing gain).

3.3 Special Instructions for FIDS operation

3.3.1 Signal processor solder jumpers:

The following jumpers shall be used or removed as listed before power is applied.

E5 to E8	OFF
E6 to E7	OFF
E9 to E10	OFF
E10 to E11	ON
E12 to E13	ON
REMAINING JUMPERS	Optional (see schematic)

3.3.2 Power Supply

Insure that the DC voltage that will be connected to pin 9 of the signal processor is $+10\text{Vdc} \pm 1 \text{ Vdc}$.

3.3.3 Test Signal Input

Unless the test mode is desired, insure the voltage to be connected to pin 28 of the signal processor is between 0 and $+5\text{Vdc}$.

3.4 Special Instructions for Normal J-SIIDS operation

3.4.1 Signal processor solder jumpers:

The following jumpers shall be used or removed as listed before power is applied.

E5 to E8	ON
E6 to E7	ON
E9 to E10	ON
E10 to E11	OFF
E12 to E13	OFF
Remaining Jumpers	Optional (see schematic)

3.4.2 Power Supply

Insure that the DC voltage that will be connected to pin 9 of the signal processor is $+20\text{V} \pm 2 \text{ Vdc}$.

3.4.3 Adapter Box Switch

Insure that the slide switch (S1) on the J-SIIDS adapter box is in the NORMAL Position.

3.5 Special Instructions for Low Current J-SIIDS operation

3.5.1 Signal Processor solder jumpers;

The following jumpers shall be used or removed as listed before power is applied.

E5 to E8 OFF

E6 to E7 OFF

E9 to E10 ON

E10 to E11 OFF

E12 to E13 OFF

Remaining jumpers optional (see schematic)

3.5.2 Power Supply

Insure that the DC voltage that will be connected to pin 9 of the signal processor is $+20V \pm 2$ Vdc.

3.5.3 Adapter Box switch

Insure that the slide switch (S1) on the J-SIIDS adapter box is in the LOW CURRENT position.

4.0 TROUBLESHOOTING

4.1 General

Familiarity with the enclosed optics and circuit descriptions is required in order to properly troubleshoot the PIMS system. In the case of optional jumpers on the signal processor, the intended logic conditions should be understood.

Some of the important points to monitor if walk tests do not produce alarms is given below. In the case of the FIDS system an extender board will be necessary to reach various points on the signal processor. Place the plastic cap over the thermistor mount except for Walk tests.

4.2 DC VOLTAGES AFTER 5 MIN WARM UP:

RCVR Board (Schematic 490-3101)

E1 (+ 6.7v \pm .2V dc)

E2 (+ 6.7v \pm .2V dc)

E8 (+ 20v \pm 2V dc)

E3 (+8v \pm .2Vdc)

E5 (+16V \pm .4Vdc)

terminal c (+4V \pm .2 Vdc)

Negative side C9 (+8 Vdc \pm .4 Vdc)

4.3 DC Voltages After 5 Min Warmup

Signal Processor (schematic 490-3100) (Not in test mode),

Reference reading to E31

E27, E28, E29, E30	+8V \pm .4Vdc with up to .5V p-p low frequency noise
E10	+20V \pm 2Vdc
E18	+16V \pm .4Vdc
E19	+8V \pm .2Vdc
E21, E23	+5V \pm .5Vdc
E6	+5.5 \pm .3Vdc
+Side C7 and C47	+8V \pm .4Vdc

E1	+5V \pm .5Vdc
E32	+5V \pm .5Vdc
+side C60	+5 \pm .5Vdc (give a 10 min warmup)
Pin 17	+5V \pm .5Vdc
Pin 16	+5V \pm .5Vdc
Pin 26	+72 \pm .2Vdc (if tamper loop is not opened)
U1 pin 6	0 to +2Vdc
U1 pin 8	+5V \pm .5Vdc
+side C16	+5V \pm .5Vdc

4.4 Troubleshooting J-SIIDS Adapter Box

The J-SIIDS adapter box consists mainly of two identical T²L to relay converters used only in the Normal J-SIIDS mode.

A simple check would be to place an ohmmeter across TB1 pins 6 to 5 after removing the wires to the outside units. If a 0V is present on pin2 of TB1 (by forcing an alarm) then the ohmmeter shall read 100 ohms \pm 10 ohms for a minimum of 1 second.

Now after removing the outside wires to TB1 pins 3 and 4 and cheating both S3 and S2 tamper switches an ohmmeter across pins 3 and 4 shall read 100 ohms \pm 10 ohms for ONE second if a tamper condition is forced (such as removing cover to RCVR assembly).

When the S1 switch is in the LOW CURRENT mode the relay drivers are not used. The Alarms are just routed to TB1 pins 1 and 2 as T²L levels (+5V, 0V).

5.0 FORMAL DRAWINGS ENCLOSED

A or B size prints enclosed in this preliminary manual are listed

below:

Schematic PIMS (Receiver)	490-3101
Circuit Card Artwork (Receiver)	<u>490-2106</u>
Circuit Card Parts List (Receiver)	PL490-2101
Schematic PIMS (Signal Processor)	<u>490-3100</u>
Circuit Card Artwork (Signal Processor)	<u>490-1109</u>
Circuit card parts list (Signal Processor)	PL490-2100
Sensor Assy (ALL MAJOR PARTS OF RCVR)	490-2103
Infra-red System (Beam coverage)	4907002

0 2 4 6 8 10 12 14 16 18 20

		INFRARED SYSTEM BEAM COVERAGE	
PROJECT NO.	490-7002	DATE	7/1
DESIGNED BY		CHECKED BY	
DRAWN BY		APPROVED BY	
SCALE		DATE	
AEROJET RESEARCH INC.			

BEST AVAILABLE COPY




FIG 3

COVERAGE OF TURNABLE SYSTEM WITH BOTTOM OF BOX ORIENTED 6'10" ABOVE FLOOR (OPTICS 7'4" ABOVE FLOOR)

ENGINEERING / MANUFACTURING

PARTS LIST

ITEM NO.	IDENT	PARTS LIST	DWG SIZE	PART NO.		PART DESCRIPTION	QTY PER	UNIT OF MEAS CODE	EFFECTIVE CHANGE		OPN NO.	SPECIAL PART CHARACTERISTICS
				PRIME	REV				DOC. NUMBER	M/B CODE		
1						CIRCUIT CARD MASTER	1	EA				
2						TERMINAL CONNECTOR	14	EA				(BGE) E. THRU 210
3												
4												(BELDEN 9710)
5												
6												
7												
8												
9												
10						CAP .01UF 20% 100V	9	EA				C1, 2, 3, 5 & 8, 11, 13, 15
11												
12						CAP 270PF 5% 500V	1	EA				C9
13						CAP 1000PF 10% 100V	4	EA				C7, 17, 18, 19
14						CAP 1000UF 20% 20V	2	EA				C9, 14
15						CAP 47UF 20% 35V	3	EA				C10, 16, 20
16						CAP 22UF 10% 15V	1	EA				C12
17												
18												
19												
20						RES 100 OHM 5% 1/8W	1	EA				R15
21						RES 330 OHM 5% 1/8W	1	EA				R14
22						RES 1.3 M 5% 1/4W	2	EA				R13, 16
						RES 3.3 M 5% 1/2W	1	EA				R10

BEST AVAILABLE COPY

TITLE: CIRCUIT CARD ASSY
REV: 1

MODEL: P1MS

USED ON: 2106
CHECKER: 2/177
ENGR APPVL: [Signature]
Q.A. APPVL: [Signature]
ISSUE NO.: [Blank]
ISSUE DATE: [Blank]
ZONE ENGR: [Blank]
PLANNER: [Blank]


CODE A - ADD
C - CHANGE
D - DELETE
AS - AS REQ'D
EA - EACH
IN - INCH
FT - FOOT

ABBR B - BUY
M - MAKE
M/B - MAKE & BUY

ASSEMBLY NUMBER: PL 490-2101
REV: [Blank]

AEROSPACE RESEARCH INC.
BOSTON, MASS.

SHEET 1 OF 2



NOTES: QUANTITIES AND PARTS SPECIFIED
 1. ALL RESISTORS ARE 1/4W, UNLESS NOTED OTHERWISE.
 2. FOR COMPLETE COMPONENT DESCRIPTION SEE PL. 490-2100
 3. SEE TABLE I FOR JUMPER USAGE
 4. ALL INDUCTORS ARE 10% TOLERANCE
 5. ALL CAPACITORS ARE 5% TOLERANCE UNLESS OTHERWISE SPECIFIED
 6. CAPACITORS ARE 100VDC UNLESS OTHERWISE SPECIFIED
 7. ALL DIODES ARE 1N4148 UNLESS OTHERWISE SPECIFIED
 8. ALL TRANSISTORS ARE 2N3904 UNLESS OTHERWISE SPECIFIED
 9. ALL TRANSISTORS ARE 2N3906 UNLESS OTHERWISE SPECIFIED
 10. ALL TRANSISTORS ARE 2N3906 UNLESS OTHERWISE SPECIFIED


TABLE I
 SYSTEM USAGE

JUMPER	SYSTEM USAGE
J1	TEST SIGNAL
J2	SENSOR PRESENCE
J3	RCVR 4 OUT
J4	RCVR 5 OUT
J5	RCVR 6 OUT
J6	10 MOTION
J7	10 COMMON
J8	10 MOTION
J9	10 COMMON
J10	10 MOTION
J11	10 COMMON
J12	10 MOTION
J13	10 COMMON
J14	10 MOTION
J15	10 COMMON
J16	10 MOTION
J17	10 COMMON
J18	10 MOTION
J19	10 COMMON
J20	10 MOTION
J21	10 COMMON
J22	10 MOTION
J23	10 COMMON
J24	10 MOTION
J25	10 COMMON
J26	10 MOTION
J27	10 COMMON
J28	10 MOTION
J29	10 COMMON
J30	10 MOTION
J31	10 COMMON
J32	10 MOTION
J33	10 COMMON
J34	10 MOTION
J35	10 COMMON
J36	10 MOTION
J37	10 COMMON
J38	10 MOTION
J39	10 COMMON
J40	10 MOTION
J41	10 COMMON
J42	10 MOTION
J43	10 COMMON
J44	10 MOTION
J45	10 COMMON
J46	10 MOTION
J47	10 COMMON
J48	10 MOTION
J49	10 COMMON
J50	10 MOTION
J51	10 COMMON
J52	10 MOTION
J53	10 COMMON
J54	10 MOTION
J55	10 COMMON
J56	10 MOTION
J57	10 COMMON
J58	10 MOTION
J59	10 COMMON
J60	10 MOTION
J61	10 COMMON
J62	10 MOTION
J63	10 COMMON
J64	10 MOTION
J65	10 COMMON
J66	10 MOTION
J67	10 COMMON
J68	10 MOTION
J69	10 COMMON
J70	10 MOTION
J71	10 COMMON
J72	10 MOTION
J73	10 COMMON
J74	10 MOTION
J75	10 COMMON
J76	10 MOTION
J77	10 COMMON
J78	10 MOTION
J79	10 COMMON
J80	10 MOTION
J81	10 COMMON
J82	10 MOTION
J83	10 COMMON
J84	10 MOTION
J85	10 COMMON
J86	10 MOTION
J87	10 COMMON
J88	10 MOTION
J89	10 COMMON
J90	10 MOTION
J91	10 COMMON
J92	10 MOTION
J93	10 COMMON
J94	10 MOTION
J95	10 COMMON
J96	10 MOTION
J97	10 COMMON
J98	10 MOTION
J99	10 COMMON
J100	10 MOTION

TABLE I (CONT.)
 SYSTEM USAGE

JUMPER	SYSTEM USAGE
J101	10 MOTION
J102	10 COMMON
J103	10 MOTION
J104	10 COMMON
J105	10 MOTION
J106	10 COMMON
J107	10 MOTION
J108	10 COMMON
J109	10 MOTION
J110	10 COMMON
J111	10 MOTION
J112	10 COMMON
J113	10 MOTION
J114	10 COMMON
J115	10 MOTION
J116	10 COMMON
J117	10 MOTION
J118	10 COMMON
J119	10 MOTION
J120	10 COMMON
J121	10 MOTION
J122	10 COMMON
J123	10 MOTION
J124	10 COMMON
J125	10 MOTION
J126	10 COMMON
J127	10 MOTION
J128	10 COMMON
J129	10 MOTION
J130	10 COMMON
J131	10 MOTION
J132	10 COMMON
J133	10 MOTION
J134	10 COMMON
J135	10 MOTION
J136	10 COMMON
J137	10 MOTION
J138	10 COMMON
J139	10 MOTION
J140	10 COMMON
J141	10 MOTION
J142	10 COMMON
J143	10 MOTION
J144	10 COMMON
J145	10 MOTION
J146	10 COMMON
J147	10 MOTION
J148	10 COMMON
J149	10 MOTION
J150	10 COMMON
J151	10 MOTION
J152	10 COMMON
J153	10 MOTION
J154	10 COMMON
J155	10 MOTION
J156	10 COMMON
J157	10 MOTION
J158	10 COMMON
J159	10 MOTION
J160	10 COMMON
J161	10 MOTION
J162	10 COMMON
J163	10 MOTION
J164	10 COMMON
J165	10 MOTION
J166	10 COMMON
J167	10 MOTION
J168	10 COMMON
J169	10 MOTION
J170	10 COMMON
J171	10 MOTION
J172	10 COMMON
J173	10 MOTION
J174	10 COMMON
J175	10 MOTION
J176	10 COMMON
J177	10 MOTION
J178	10 COMMON
J179	10 MOTION
J180	10 COMMON
J181	10 MOTION
J182	10 COMMON
J183	10 MOTION
J184	10 COMMON
J185	10 MOTION
J186	10 COMMON
J187	10 MOTION
J188	10 COMMON
J189	10 MOTION
J190	10 COMMON
J191	10 MOTION
J192	10 COMMON
J193	10 MOTION
J194	10 COMMON
J195	10 MOTION
J196	10 COMMON
J197	10 MOTION
J198	10 COMMON
J199	10 MOTION
J200	10 COMMON

SCHEMATIC
 PL. 490-2100
 SIGNAL PROCESSOR
 D



NOTE:
1. SILK SCREEN USING BLACK EPOXY INK

SIGNAL PROCESSOR CIRCUIT BOARD	
DATE: 11/17/68 DRAWN BY: [Signature] CHECKED BY: [Signature]	AEROSPACE RESEARCH, INC. BOSTON, MASSACHUSETTS

PART DESCRIPTION	QTY PER	ENT MEAS OR	EFFECTIVE CHANGE		M / CODE	OPN NO.	SPECIAL PART CHARACTERISTICS
			DOC.	NUMBER			
RES (NE) 1% 1/10W	1	EA					R5
RES (NE) 1% 1/10W	1	EA					R11
RES 10K 1% 1/10W	2	EA					R3,4
RES 20K 1% 1/10W	1	EA					R12
RES 49.9K 1% 1/10W	4	EA					R1,2,6,7
RES 150K 1% 1/10W	2	EA					R8,9
RES 301K 1% 1/10W	2	EA					R17,18
BEST AVAILABLE COPY							
ANALOG DEVICES AD841 -	1	EA					Q1
TRANSISTOR SE4010	1	EA					Q3
TRANSISTOR 2N3821	1	EA					Q2
OP. AMP. UA776HM	3	EA					ARI 2,3
SCHEMATIC	REF						
ASSEMBLY	REF						
USED ON	ISSUE NO.	CODE	ABBR	AEROSPACE RESEARCH INC.			
CHECKER	ISSUE DATE	A - ADD	B - BUY	BOSTON, MASS.			
ENGR APPVL	ZONE ENGR	C - CHANGE	M - MAKE &	ASSEMBLY NUMBER			
Q.A. APPVL	PLANNER	D - DELETE	M/B - MAKE & BUY	REV			
		AS - AS REQ'D		PL 490-2101			
		EA - EACH					
		IN - INCH					
		ET - FOOT					

ENGINEERING MANUFACTURING

PARTS LIST

ITEM NO.	IDENT	PARTS LIST	DWG SIZE	PART NO.		REV	PART DESCRIPTION	QTY PER	FOOT LBS	EFFECTIVE CHANGE		FOOT LBS	OPN NO.	SPECIAL PART CHARACTERISTICS
				PRIME						DOC. NUMBER	NO.			
1			D 490-1109				CIRCUIT CARD MASTER	1	EA					
2			A 67602018				TERMINAL CAMBION #2043-2	32	EA					E1 THRU E32
3			A 60812002				PROTECTION COATING	AS	AS					
4			A 67408007				SCREW BH-440 X 1/2	2	EA					
5			A 69002003				WASHER FLAT #4	2	EA					
6			A 65501007				NUT PLAIN HEX #4-40	2	EA					
7			NEW DWG				PLUG (VARICON #7023)	1	EA					P-1
8			NEW DWG				CARD EJECTOR	2	EA					APPLIED DEVELOPMENT COMP SET PAGE 482 C63
9														
10														
11			A 22311003				CAP 330µF 10% 6V	2	EA					C7,47
12			A 22321005				CAP 250µF 10% 10V	4	EA					C19,20,36,37
13			A 22331001				CAP 22µF 10% 15V	10	EA					C1,8,12,13,35,43,49,53,
14														C54,60
15			A 22361001				CAP 1µF 10% 35V	3	EA					C15,16,59
16			A NEW DWG				CAP 47µF 20% 35V	3	EA					C26,31,34
17			A 25152024				CAP 1000 PF 10% 100V	12	EA					C3,9,14,22,28,29,32,
18														C44,50,55,56,65
19														
20			A 25153021				CAP .01µF 20% 100V	21	EA					C2,5,6,11,18,21,25,27,30
21														C33,38,42,46,48,52
22														

BEST AVAILABLE COPY

TITLE: -
CIRCUIT CARD ASSY
SI GUNT PROCESSOR

MODEL:	USED ON	ISSUE NO.	Q.A. APPVL	PLANNER
	CHECKER	ISSUE DATE		
	ENGR. APPVL	ZONE ENGR		

CODE A - ADD
B - CHANGE
C - DELETE
D - AS REQD
EA - EACH
IN - INCH
FT - FOOT

ABBR B - BUY
M - MAKE
M/B - MAKE & BUY



AEROSPACE
RESEARCH
INC.

ASSEMBLY NUMBER
PL 490-2100

SHEET 5 OF 5

ENGINEERING MANUFACTURING PARTS LIST

ITEM NO.	IDENT	PARTS LIST	DWC SIZE	PART NO.		PART DESCRIPTION	QTY PER	CODE OF INTRINSIC	EFFECTIVE CHANGE		OPN NO.	SPECIAL PART CHARACTERISTICS
				PRIME	REV				DOC NUMBER	CODE		
3		A	25153021			CAP .01UF 20% 100V	21	EA				C57, 61, 62, 63, 64
1		A	4235021			CAP 0.1UF 10% 100V	2	EA				C70, 51 (PLESSEY)
1		A	NEW NO.			CAP .01UF 10% 400V	2	EA				C4, 45
6		A	NEW NO.			CAP .015UF 10% 400V	2	EA				C17, 56
1		A	NEW NO.			CAP 4.7UF 10% 100V	2	EA				C23, 24, 39, 40
2		A	41130001			DIODE	1	EA				CR1
31		A	32034063			RES 1K 5% 1/4W	1	EA				R17
32		A	085			RES 8.2K	4	EA				R25, 31, 66, 72
34		A	086			RES 9.1K	2	EA				R23, 28, 29, 34, 64
36		A	087			RES 10K	4	EA				R69, 70, 75
37		A	094			RES 15K	2	EA				R26, 32, 67, 73
38		A	108			RES 75K	8	EA				R7, 54
39												R24, 27, 30, 33, 65
40		A	111			RES 100K	6	EA				R68, 71, 74
41												R35, 47, 76, 87, 88
42		A	115			RES 150K	2	EA				R90
43		A	117			RES 180K	2	EA				R9, 56
44		A	119			RES 220K	1	EA				R36, 39

BEST AVAILABLE COPY

TITLE: CIRCUIT CARD ASSY
SIGNAL PROCESSOR

USED ON
CHECKER
ENGR APPVL
Q.A. APPVL

ISSUE NO.
ISSUE DATE
ZONE ENGR
PLANNER

CODE
A - ADD
C - CHANGE
D - DELETE
AS - AS RECD
EA - EACH
IN - INCH
FT - FOOT

ABBR
B - BUY
M - MAKE
M/B - MAKE & BUY

AEROSPACE RESEARCH INC.
BOSTON, MASS.

ASSEMBLY NUMBER
PL 490-2100

REV 5

ENGINEERING MANUFACTURING


PARTS LIST

ITEM NO.	IDENT	PARTS LIST		PART NO.	REV	PART DESCRIPTION	QTY PER	OF MEAS CODE	EFFECTIVE CHANGE		OPN NO.	SPECIAL PART CHARACTERISTICS
		DWG SIZE	PRIME						DOC.	NUMBER		
45		A	32034121			RES 270K 5% 1/4W	1	EA				R37
46		A	135			RES 1M69	1	EA				R38
47		A	31064043			RES 150 OHMS 5% 2W	2	EA				R41, 89
48		A	NEW AN			RES (NE)	1	EA				R45
49		A	33022551			RES 1.0M 1% 1/4W	4	EA				R4, 5, 51, 52
50		A	33012375			RES 7.87K 1% 1/10W	1	EA				R83
51		A	385			RES 10K	1	EA				R84
52		A	405			RES 16.2K	4	EA				R10, 14, 57, 61
53		A	407			RES 16.2K	1	EA				R86
54		A	414			RES 20K	3	EA				R43, 78, 92
55		A	415			RES 20.5K	1	EA				R81
56		A	437			RES 34.8K	2	EA				R79, 91
57		A	472			RES 80.6K	2	EA				R82, 85
58		A	512			RES 210K	1	EA				R19
59		A	527			RES 301K	3	EA				R42, 44, 94
60		A	553			RES 374K	1	EA				R80
61		A	552			RES 549K	1	EA				R18
62		A	492			RES 130K	6	EA				R1, 2, 3, 48, 49, 50
63		A	33022281			RES 825 OHMS 1% 1/8W	1	EA				R20
64		A	314			RES 1820	1	EA				R21
65		A	32032152			RES 2M 1% 1/4W	8	EA				R11, 12, 15, 16, 58
66												R60, 62, 77

BEST AVAILABLE COPY

TITLE: CIRCUIT CARD ASSY
SIGNAL PROCESSOR

USED ON	ISSUE NO.	CODE	ABBR
CHECKER	ISSUE DATE	A - ADD C - CHANGE D - DELETE AS - AS REQD EA - EACH IN - INCH FT - FOOT	B - BUY M - MAKE M/B - MAKE & BUY
ENGR APPVL	ZONE ENGR		
O.A. APPVL	PLANNER		



AEROSPACE RESEARCH INC.

BOSTON, MASS
 ASSEMBLY NUMBER
PL 490-2100
 REV **5**

SHEET **3** OF **5**

ENGINEERING / MANUFACTURING

PARTS LIST

ITEM NO.	IDENT	PARTS LIST	DWG SIZE	PART NO.		PART DESCRIPTION	QTY PER	UNIT OF MEAS	EFFECTIVE CHANGE		M/B CODE	OPN NO.	SPECIAL PART CHARACTERISTICS
				PRIME	REV				DOC NUMBER	NO.			
67		A	32034138		RES	1.3M 5% 1/4W	8	EA					R6, 13, 22, 40, 46
68													R53, 59, 63
69		A	36245001		POT	50K 10% 1/2W	2	EA					R8, 55
70													
71		A	42150001		TRANSISTOR	SE9070	2	EA					Q1, 2
72		A	46110003		TRANSISTOR	2N3821	1	EA					Q3
73		A	4630005		I.C.	CD4001AE	1	EA					U1
74		A	007		I.C.	CD4023AE	1	EA					U2
75		A	008		I.C.	CD4047AE	4	EA					U4, 5, 6, 7
76		A	009		I.C.	CD4049AE	1	EA					U3
77													
78													
79													
80													
81		A	5110103		I.C. OP-AMP	NA1164M	8	EA					AR1, 2, 3, 4, 5, 6, 7
82													AR8
83		A	43520002		I.C.	LN2301M	3	EA					AR9, 10, 11
84													
85		A	46110004		CON DC TO DC	PS-4093	1	EA					A1
86													
87													
88													

BEST AVAILABLE COPY

TITLE: CIRCUIT CARD ASSY
SIGNAL PROCESSOR

MODEL: O.A. APPVL

USED ON: CHECKER ENGR APPVL

ISSUE NO.: ZONE ENGR

PLANNER

CODE A - ADD B - BUY
C - CHANGE M - MAKE
D - DELETE M/B - MAKE &
EA - AS RECD BUY
IN - EACH
FT - FOOT

ASSEMBLY NUMBER: PL 490-2100
REV: 5

AEROSPACE RESEARCH INC. BOSTON, MASS.

SHEET 4 OF 5

ITEM NO.	IDENT	PARTS LIST	DWG SIZE	PART NO.		PART DESCRIPTION	QTY PER	UNIT OF MEAS	EFFECTIVE CHANGE		OPN NO.	SPECIAL PART CHARACTERISTICS
				PRIME	REV				DOC. NUMBER	CODE		
49		A	4902		WIRE-JOYNER	1	AS					
90		A	NEW 100		J2	1	AS					
91		A	NEW 100		J3	1	AS					
92		A	NEW 100		J4	1	AS					
93		A	NEW 100		J5	1	AS					
94		A	NEW 100		J6	1	AS					
95		A	NEW 100		J7	1	AS					
96												
97												
98												
99												
100												
101		D	430-3100		SCHEMATIC	REF						
102		D	400-2100		ASSEMBLY	REF						
103												
104												
105												
106												
107												
108												
109												
110												

BEST AVAILABLE COPY

TITLE: CIRCUIT CARD ASSY SIGNAL PROCESSOR

USED ON: ENGR APPVL
 CHECKER: ENGR APPVL
 Q.A. APPVL: PLANNER



ISSUE NO.:
 ISSUE DATE:
 ZONE ENGR:
 PLANNER:

CODE A -- ADD
 B -- CHANGE
 C -- DELETE
 D -- AS RECD
 EA -- EACH IN- INCH
 FT -- FOOT

ABBR B -- BUY
 M -- MAKE
 M/B -- MAKE & BUY

ASSEMBLY NUMBER: PL 490-2100
 BOSTON, MASS.
 AEROSPACE RESEARCH INC.

REV: 5
 SHEET 5 OF 5



WIRING TABLE

FROM	TO	FUNCTION
W1 CONDUCTOR	TO 1	POWER SUPPLY
W2 CONDUCTOR	TO 2	POWER SUPPLY
W3 REF	TO 3	REFERENCE
W4 REF	TO 4	REFERENCE
W5 REF	TO 5	REFERENCE
W6 REF	TO 6	REFERENCE
W7 REF	TO 7	REFERENCE
W8 REF	TO 8	REFERENCE
W9 REF	TO 9	REFERENCE
W10 REF	TO 10	REFERENCE
W11 REF	TO 11	REFERENCE
W12 REF	TO 12	REFERENCE
W13 REF	TO 13	REFERENCE
W14 REF	TO 14	REFERENCE
W15 REF	TO 15	REFERENCE
W16 REF	TO 16	REFERENCE
W17 REF	TO 17	REFERENCE
W18 REF	TO 18	REFERENCE
W19 REF	TO 19	REFERENCE
W20 REF	TO 20	REFERENCE
W21 REF	TO 21	REFERENCE
W22 REF	TO 22	REFERENCE
W23 REF	TO 23	REFERENCE
W24 REF	TO 24	REFERENCE
W25 REF	TO 25	REFERENCE
W26 REF	TO 26	REFERENCE
W27 REF	TO 27	REFERENCE
W28 REF	TO 28	REFERENCE
W29 REF	TO 29	REFERENCE

NOTES

- ITEM 6 AND ITEM 11 ARE WITH SUPPLY FLAG LINES.
- ITEM 12 IS MOUNTED AT THE TERMINATIONS.
- WAS CONDUCTOR IS PART OF ITEM 25.
- LENGTH OF ITEM 22 TO BE DETERMINED AT POINT OF ADJUSTMENT IF NECESSARY. (SEE DRAWING FOR POINT OF ADJUSTMENT.)


SENSOR ASSY

ITEM NO.	DESCRIPTION	QTY	UNIT	REMARKS
1	W1 CONDUCTOR	1	REF	
2	W2 CONDUCTOR	1	REF	
3	W3 REF	1	REF	
4	W4 REF	1	REF	
5	W5 REF	1	REF	
6	W6 REF	1	REF	
7	W7 REF	1	REF	
8	W8 REF	1	REF	
9	W9 REF	1	REF	
10	W10 REF	1	REF	
11	W11 REF	1	REF	
12	W12 REF	1	REF	
13	W13 REF	1	REF	
14	W14 REF	1	REF	
15	W15 REF	1	REF	
16	W16 REF	1	REF	
17	W17 REF	1	REF	
18	W18 REF	1	REF	
19	W19 REF	1	REF	
20	W20 REF	1	REF	
21	W21 REF	1	REF	
22	W22 REF	1	REF	
23	W23 REF	1	REF	
24	W24 REF	1	REF	
25	W25 REF	1	REF	
26	W26 REF	1	REF	
27	W27 REF	1	REF	
28	W28 REF	1	REF	
29	W29 REF	1	REF	

FIG. 5

COVERAGE OF IRRADIATED SYSTEM WITH BOTTOM OF AIR FILTERED SIDING ABOVE FLOOR (NOTES 7'0" ABOVE FLOOR)

FIG 3



INFRARED SYSTEM				AEROSPACE RESEARCH INC.	
BEAM COVERAGE				BOSTON MASS	
DATE	DESIGN	DATE	SCALE	NO.	REV.
				490-7002	1
				SHEET 1 OF 1	

3
12
17
60
11
51
71
80

78