

AD-A056 817

STANFORD UNIV CALIF DIGITAL SYSTEMS LAB  
A STRUCTURAL DESIGN AUTOMATION ENVIRONMENT FOR DIGITAL SYSTEMS.(U)  
DEC 77 W M VANCLEEMPUT  
DSL-TN-134

F/G 9/2

N00014-75-C-0601

NL

UNCLASSIFIED

1 OF 1

AD  
A056817



END  
DATE  
FILMED  
9-78  
DDC

NR. 373-360 (375)  
ONR/CON 427

LEVEL II

13

AD A 056817

A STRUCTURED DESIGN AUTOMATION ENVIRONMENT  
FOR DIGITAL SYSTEMS

W. M. vanCleemput

AD No. \_\_\_\_\_  
DDC FILE COPY

Technical Note No. 134

December 1977

DDC  
JUN 28 1978  
E

This document has been approved  
for public release and sale; its  
distribution is unlimited.

Digital Systems Laboratory  
Stanford Electronics Laboratories  
Stanford University  
Stanford, California 94305

This work was supported by the Joint Services Electronics Program under contract N-00014-75-C-0601, by the U. S. Army Ballistic Missile Defense Advanced Technology Center under contract DASG60-77-C-0073, and by the Tektronix foundation.

78 06 27 089



## 1. MOTIVATION

Due to explosive developments in semiconductor technology the number of equivalent logic gates that can be realized on a single chip has been rising constantly. In the near future integrated circuits containing 10,000 gates will be feasible while 50 to 100,000 gates per integrated circuit are predicted within the next decade.

As a consequence, the number of gates in a large-scale digital system has kept growing. It is quite likely that this tendency will continue for some time.

Unfortunately, the human designer has a limit in terms of what he can concentrate on at any one time. A block diagram or schematic with between ten and fifty functional blocks on it is usually quite comprehensible by a human being, while a schematic with, e.g., 1,000 logic gates on it, without any blocks of this logic being functionally designated, is most likely to be completely incomprehensible.

For this reason, the human designer often performs his design task in a hierarchical fashion. In terms of digital systems design the logic design phase is most frequently done in a top-down fashion, while the physical design phase (layout) is done in a bottom-up approach. It must be emphasized, though, that both logic design and physical design occur by combination of bottom-up and top-down approaches; this combination being very dependent on the individual performing the design task.

Very often design automation tools have imposed certain levels of abstraction within this hierarchical design process. Gate-level logic simulation and register-transfer-level design languages and simulators are an example of such predefined levels. The major problem in predefining the levels of abstraction at which a designer should perform his task is the inability to cope with technological changes. For this reason, very few of today's design automation systems can cope with microprocessors and with other LSI devices of similar complexity.

A design is characterized by two very important properties: its (intended)

78<sup>1</sup> 06 27 089

behavior and its structure. In the initial phases of the design process, the behavior of a system is the most important information item about this design. However, the further a design proceeds and the more a designer defines his design, the more structural information will be added to the design information. Quite frequently structural information or limitations are a part of the initial design specification. Nevertheless, very few design automation systems have the ability to capture this type of information and to make use of it in the early stages of the design process. Software packages such as gate-level logic simulators, fault simulators, test generation programs, PC layout packages and IC layout systems all rely to a large extent on some detailed structural information about the system. However, the transformation of the initial design into this physical structure is done mainly in the designer's mind without the help of design automation programs to verify this transformation.

Whereas in the past it was feasible to look at the ultimate physical realization of a system and to perform a gate-level simulation on this design, the growing number of gates in current systems makes such an approach less and less desirable. Therefore, it has become necessary for a designer to be able to simulate his design at various levels of abstraction. In order not to lose the influence of the global system on a particular part of the system, it may be desirable to simulate a small part of the design at the gate-level while the rest of the system is simulated at a much higher level of abstraction.

A final point that motivated the development described in this paper is the fact that a large number of design automation programs currently exist although most of them are not compatible. The system described here tries to interface in a reasonable fashion to as many design packages as feasible.

## 2. OVERALL SYSTEM STRUCTURE

Figure 1 gives an overview of the structure of the design automation system. It should be noted that structural information is the dominant kind




Figure 1: Overall design automation system structure

of information in this system. Behavioral information is considered as an attribute to a structural block.

In order for a designer to capture information in an interactive graphics environment, an interactive design specification subsystem [9] is available. Using this system the designer defines the structure of a system in an interactive fashion by making use of an interactive graphics terminal. The output of the design specification system is a one-dimensional structural description language called SDL [1]. This SDL description can then be compiled into an intermediate language form. The designer can make use of a hardware macro-expansion facility which will allow him to quickly expand his design to whatever level of abstraction is needed in order to perform a given task. The design process will be explained further in the next sections.

Design verification will be performed even in the initial stages of the design process. This will require a designer to provide a behavioral description for every type of block used at every level of abstraction. The types of verification currently being considered are:

1. To verify the behavior of a system at a given level against the behavior of the same system made up of components at the lower level for which a behavioral description is available.
2. To verify the consistency between the behavioral description and the structural description, e.g., when the behavioral description calls for the existence of a data path, such existence can be verified by checking the structural description.
3. To verify a design as given at one level against the expanded version of the same design at the lower level.

A number of subsystems for physical design will be implemented. These include the following: logic (gate-level) simulation, functional (register-transfer-level) simulation, PC layout, IC layout, automated logic diagram generation, and fault test generation. Each of these subsystems currently

is planned to have its own component library. Ideally, a common data base should be established. This can, however, be rather difficult if one has to modify existing software systems. These data base aspects will be further discussed in section 6.

### 3. LOGIC DESIGN STRATEGY

In this section we will discuss how a user would use the system in order to perform system design. A simple example is given in Figure 2, where an ALU/SHIFTER combination is defined. At the highest level of abstraction the designer would make use of the interactive design specification subsystem to draw a schematic for the highest level of the example, as shown in Figure 2a. The next step for the designer would be to specify for each type of functional block used at the highest level, a realization in terms of lower level components. For instance, for the register one could specify a realization in terms of flipflops (Figure 2b). At the next level, the flipflop is specified in terms of gates (Figure 2c), and finally, at the lowest level, for each of the gate-types one can specify its realization in terms of transistors (Figure 2d). By making use of the macroexpansion facility, the designer is able to describe his circuit at the register level, at the flipflop level, at the gate level and at the transistor level. By doing a macroexpansion to the proper level the designer can perform functional simulation at the register level, logic simulation at the gate level or circuit simulation at the transistor level.

### 4. DESIGN VERIFICATION

As was already mentioned in the previous section, the designer can perform a macroexpansion of his design to a lower level and then perform a simulation at that level in order to verify his design. For instance, by expanding the design down to the gate level, a gate-level logic simulation can be performed. By expanding one more level, down to the transistor level, a circuit analysis could be run in order to verify the correctness of the design. Similarly, at the original level in this example one could perform a




Figure 2a: 4-bit adder/shifter combination




Figure 2b: 4-bit parallel input/parallel output shifter




Figure 2c: Flip-flop implementation using NAND gates




Figure 2d: CMOS implementation of a 2-input NAND gate

register-transfer level simulation.

In a large-scale system, the emphasis at the architectural level, would be on behavioral simulation to verify performance of the system, to identify potential bottlenecks in the system, etc.

A second type of design verification that can be performed is to check the consistency of the structural information of a design at a given level (e.g., the register-transfer level) with the associated behavioral description.

A third form of design verification consists of describing the behavior of the system at a given level and also to specify the behavior of all component types used at the next lower level and then to try to prove the equivalence of both descriptions.

Finally, one may want to cross the boundaries established by the levels of abstraction by doing multi-level simulation, where a small part of the system is simulated at very great detail while the remainder of the system is simulated at a much higher level. The potential benefit of such a scheme is that one would have a clear picture of the behavior of the small part without sacrificing the influence the total system has on this part.

A register-transfer language based on DDL [10] is currently being implemented. The difference between this new implementation and most other computer design languages is that both at compile time and during the simulation, the consistency of the behavioral description is verified against the structural description.

Along the same lines, a multi-level hierarchical simulation facility based on SIMULA [11] is in the initial stages of development.

##### 5. PHYSICAL IMPLEMENTATION SUBSYSTEM

A number of physical design subsystems are being developed. An example of a system that is currently operational is the PC design system, the structure of which is illustrated in Figure 3 [2,5]. This system supports




Figure 3: PC design subsystem structure

the design of two-layer boards. An extension to designing multi-layer boards is being implemented. The printed circuit board design system consists of a collection of programs to perform certain functions related to PC design. All these programs work on a common design file which contains the status of a design at any point in time.

Similarly, a subsystem for automated logic diagram generation is available. This system is based on the work reported in [3]. Within the current framework of the hierarchical system there is no longer a need for manually generating detailed logic diagrams since the hierarchical diagrams produced by the interactive design specification system provide an adequate functional specification of the system. However, for the maintenance of a system, it is necessary to have logic diagrams that reflect the physical implementation. For that reason it was decided to make use of an automated system for generating logic diagrams.

Another subsystem which is currently in its initial implementation phase is a subsystem for the layout and design of integrated circuits [4]. The structure of this system is depicted in Figure 4. Again, as in the printed circuit board design system, this subsystem is centralized around a design file that contains the status of the design. An interesting characteristic of this IC design system is the fact that it contains all the structural information provided by a designer using the design specification system. Such information provides a functional partitioning and the IC layout system will try to make as much use as possible of this type of information.

Interfaces have been written which allow a designer to perform test generation and gate-level logic simulation using the Hewlett-Packard TESTAID system [6]. Furthermore, an interface to a circuit analysis program, SPICE [7], will be implemented, thereby allowing the designer to verify a circuit at the circuit level. In a similar fashion an interface to a MOS timing simulator, MOTIS [8] will be provided.




Figure 4: IC Design system structure

## 6. DATA BASE ENVIRONMENT

Currently, the design system consists of a collection of programs for the various functions to be performed by the designer during the design process. The link between all these subsystems currently is in the form of the Structural Design Language. However, a different kind of link exists between the various programs: the libraries used by each subsystem. For instance, a flipflop may be represented in the PC design system, where its physical characteristics are stored, in the SDL compiler subsystem, where its logical properties are stored, in the logic diagram generation system, where schematic symbols are stored, in the logic simulation subsystem where its logic model is stored, etc.

To store the information about a single component in such a diversity of locations is a rather serious problem since it makes it very difficult to check the consistency of this particular description. The obvious solution would be to store all component information and all finished designs in a central data base. This, however, would create some rather difficult problems since some of the programs used in the system such as TESTAID, MOTIS, and SPICE are not aware of such a data base and changes to the programs would be rather cumbersome. Therefore, an intermediate scheme has been devised, as illustrated in Figure 5.

Library information will be interactively entered by means of a subsystem that stores the information after verification into the central data base. Similarly, when a subsystem has completed a design, its design file can be used to update the information in the central data base by means of a design update subsystem. From the central data base, the libraries required by each of the subsystems will be produced. This will reduce the amount of access required to the data base and it will also make it possible to make use of the existing program packages without modifying them for data base access.

## 7. CONCLUSIONS

In the preceding paper, the underlying concepts of a design automation system currently being developed at Stanford University, were described. The major characteristics of the system are its hierarchical nature, its emphasis




Figure 5: Data Base Organization

on structural information, and the possibility to join together a number of existing design automation software packages into a coherent system.

## REFERENCES

- [1] vanCleemput, W. M., "A Hierarchical Language for the Structural Description of Digital Systems," Proc. 14th Design Automation Conference, New Orleans, La., June 1977, pp. 378-385.
- [2] vanCleemput, W. M., T. C. Bennett, J. A. Hupp and K. R. Stevens, "SPRINT - An Interactive Printed Circuit Board Design System - User's Guide," Stanford University, Digital Systems Lab., Tech. Report No. 143, June 1977.
- [3] Smith, J. A., "Automated Generation of Logic Diagrams," University of Waterloo, Canada, Ph.D. Thesis, 1975.
- [4] vanCleemput, W. M. and E. A. Slutz, "Initial Design Considerations for an Hierarchical IC Design System," Proc. 1977 Asilomar Conference on Circuit, Systems & Computers, Pacific Grove, Ca., November 1977.
- [5] vanCleemput, W. M. and K. R. Stevens, "SPRINT - An Interactive System for PC Design," Proc. Computer Software and Applications Conference, (IEEE), Chicago, Ill., November 1977, pp. 113-119.
- [6] Hewlett-Packard Co., Testaid III, Programming and Operating Manual, Publication No. 91075093008, November 1976.
- [7] Nagel, L. W. and D. O. Pederson, "SPICE," University of California, Berkeley, Electronics Research Lab., Tech. Report, April 1973.
- [8] Chawla, B. R., H. K. Gummel and P. Kozak, "MOTIS - An MOS Timing Simulator," IEEE Trans., Circuits and Systems, Vol. CAS-22, no. 12, pp. 901-919, December 1975.
- [9] Bechtolsheim, A., "An Interactive Design Specification System," in preparation.
- [10] Duley, J. R. and D. Dietmeyer, "A Digital System Design Language," IEEE Trans. on Computers, Vol. C-17, no. 9, pp. 850-860, 1968.
- [11] Birtwistle, et al., "Simula Begin," New York, NY: Petrocelli Books, 1973.

<p>(14) <b>REPORT DOCUMENTATION PAGE</b></p>		<p><i>READ INSTRUCTIONS BEFORE COMPLETING FORM</i></p>	
1. REPORT NUMBER <p>DSI-TN-134                  Technical Note # 134</p>	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER	
4. TITLE (and Subtitle) <p>A Structured Design Automation Environment for Digital Systems</p>		5. TYPE OF REPORT & PERIOD COVERED <p>Technical Note</p>	
7. AUTHOR(s) <p>W. M./vanCleemput</p>		8. CONTRACT OR GRANT NUMBER(s) <p>N-00014-75-C-0601                  DASE-67-17-C-0073</p>	
9. PERFORMING ORGANIZATION NAME AND ADDRESS <p>Stanford Electronics Laboratories                  Stanford University                  Stanford, CA 94305</p>		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS	
11. CONTROLLING OFFICE NAME AND ADDRESS <p>Office of Naval Research                  Department of the Navy                  Washington, DC 22217</p>		12. REPORT DATE <p>December 1977</p>	13. NO. OF PAGES <p>17</p>
14. MONITORING AGENCY NAME & ADDRESS (if diff. from Controlling Office)		15. SECURITY CLASS. (of this report) <p>(12) 19 P.</p>	
16. DISTRIBUTION STATEMENT (of this report) <p>Reproduction in whole or part is permitted for any purpose of the United States Government.</p> <div style="border: 1px solid black; padding: 5px; text-align: center;"> <p><b>DISTRIBUTION STATEMENT A</b>                      Approved for public release                      Distribution Unlimited</p> </div>		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE	
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from report)			
18. SUPPLEMENTARY NOTES			
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) <p>design automation system, hierarchical design system, structured design</p>			
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) <p>This paper describes a design automation system for digital systems that promotes a structured design approach both in logic design phase and in the physical implementation phase.</p>			

448 071

kc

JSEP REPORTS DISTRIBUTION LIST

Department of Defense

Director  
National Security Agency  
Attn: Dr. T. J. Beahn  
Fort George G. Meade, MD 20755

Defense Documentation Center (12)  
Attn: DDC-TCA (Mrs. V. Caponio)  
Cameron Station  
Alexandria, VA 22314

Assistant Director  
Electronics and Computer Sciences  
Office of Director of Defense  
Research and Engineering  
The Pentagon  
Washington, D.C. 20315

Defense Advanced Research  
Projects Agency  
Attn: (Dr. R. Reynolds)  
1400 Wilson Boulevard  
Arlington, VA 22209

Department of the Army

Commandant  
US Army Air Defense School  
Attn: ATSAD-T-CSM  
Fort Bliss, TX 79916

Commander  
US Army Armament R&D Command  
Attn: DRSAR-RD  
Dover, NJ 07801

Commander  
US Army Ballistics Research Lab.  
Attn: DRXRD-BAD  
Aberdeen Proving Ground  
Aberdeen, MD 21005

Commandant  
US Army Command and  
General Staff College  
Attn: Acquisitions, Library Div.  
Fort Leavenworth, KS 66027

Commander  
US Army Communication Command  
Attn: CC-OPS-PD  
Fort Huachuca, AZ 85613

Commander  
US Army Materials and  
Mechanics Research Center  
Attn: Chief, Materials Sci. Div.  
Watertown, MA 02172

Commander  
US Army Materiel Development  
and Readiness Command  
Attn: Technical Lib., Rm. 7S 35  
5001 Eisenhower Avenue  
Alexandria, VA 22333

Commander  
US Army Missile R&D Command  
Attn: Chief, Document Section  
Redstone Arsenal, AL 35809

Commander  
US Army Satellite Communications  
Agency  
Fort Monmouth, NJ 07703

Director  
US Army Signals Warfare Laboratory  
Attn: DELSW-OS  
Arlington Hall Station  
Arlington, VA 22212

Project Manager  
ARTADS  
EAI Building  
West Long Branch, NJ 07764

NOTE: One (1) copy to each addressee unless otherwise indicated.

Commander/Director  
Atmospheric Sciences Lab. (ECOM)  
Attn: DRSEL-BL-DD  
White Sands Missile Range, NM 88002

Commander  
US Army Electronics Command  
Attn: DRSEL-NL-O  
(Dr. H. S. Bennett)  
Fort Monmouth, NJ 07703

Director  
TRI-TAC  
Attn: TT-AD (Mrs. Briller)  
Fort Monmouth, NJ 07703

Commander  
US Army Electronics Command  
Attn: DRSEL-CT-L (Dr. R. Buser)  
Fort Monmouth, NJ 07703

Director  
Electronic Warfare Lab. (ECOM)  
Attn: DRSEL-WL-MY  
White Sands Missile Range, NM 88002

Executive Secretary, TAC/JSEP  
US Army Research Office  
P. O. Box 12211  
Research Triangle Park, NC 27709

Commander  
Frankford Arsenal  
Deputy Director  
Pitman-Dunn Laboratory  
Philadelphia, PA 19137

Project Manager  
Ballistic Missile Defense  
Program Office  
Attn: DACS-DMP (Mr. A. Gold)  
1300 Wilson Boulevard  
Arlington, VA 22209

Commander  
Harry Diamond Laboratories  
Attn: Mr. John E. Rosenberg  
2800 Powder Mill Road  
Adelphi, MD 20783

HQDA (DAMA-ARZ-A)  
Washington, D.C. 20310

Commander  
US Army Electronics Command  
Attn: DRSEL-TL-E (Dr. J. A. Kohn)  
Fort Monmouth, NJ 07703

Commander  
US Army Electronics Command  
Attn: DRSEL-TL-EN  
(Dr. S. Kroenberg)  
Fort Monmouth, NJ 07703

Commander  
US Army Electronics Command  
Attn: DRSEL-NL-T (Mr. R. Kulinyi)  
Fort Monmouth, NJ 07703

Commander  
US Army Electronics Command  
Attn: DRSEL-NL-B (Dr. E. Lieblein)  
Fort Monmouth, NJ 07703

Commander  
US Army Electronics Command  
Attn: DRSEL-TL-MM (Mr. N. Lipetz)  
Fort Monmouth, NJ 07703

Commander  
US Army Electronics Command  
Attn: DRSEL-RD-O (Dr. W. S. McAfee)  
Fort Monmouth, NJ 07703

Director  
Night Vision Laboratory  
Attn: DRSEL-NV-D  
Fort Belvoir, VA 22060

Col. Robert Noce  
Senior Standardization Representative  
US Army Standardization Group, Canada  
Canadian Force Headquarters  
Ottawa, Ontario, Canada KIA )K2

Commander  
US Army Electronics Command  
Attn: DRSEL-NL-B (Dr. D. C. Pearce)  
Fort Monmouth, NJ 07703

Commander  
Picatinny Arsenal  
Attn: SMUPA-TS-T-S  
Dover, NJ 07801

Commander  
US Army Electronics Command  
Attn: DRSEL-NL-RH-1  
(Dr. F. Schwering)  
Fort Monmouth, NJ 07703

Commander  
US Army Electronics Command  
Attn: DRSEL-TL-I  
(Dr. C. G. Thornton)  
Fort Monmouth, NJ 07703

US Army Research Office (3)  
Attn: Library  
P. O. Box 12211  
Research Triangle Park, NC 27709

Director  
Division of Neuropsychiatry  
Walter Reed Army Institute  
of Research  
Washington, D.C. 20012

Commander  
White Sands Missile Range  
Attn: STEWS-ID-R  
White Sands Missile Range, NM 88002

Department of the Air Force

Mr. Robert Barrett  
RADC/ETS  
Hanscom AFB, MA 01731

Dr. Carl E. Baum  
AFWL (ES)  
Kirtland AFB, NM 87117

Dr. E. Champagne  
AFAL/DH  
Wright-Patterson AFB, OH 45433

Dr. R. P. Dolan  
RADC/ETSD  
Hanscom AFB, MA 01731

Mr. W. Edwards  
AFAL/TE  
Wright-Patterson AFB, OH 45433

Professor R. E. Fontana  
Head, Dept. of Electrical Engineering  
AFIT/ENE  
Wright-Patterson AFB, OH 45433

Dr. Alan Garscadden  
AFAPL/POD  
Wright-Patterson AFB, OH 45433

USAF European Office of  
Aerospace Research  
Attn: Major J. Gorrell  
Box 14, FPO, New York 09510

LTC Richard J. Gowen  
Department of Electrical Engineering  
USAF Academy, CO 80840

Mr. Murray Kesselman (ISCA)  
Rome Air Development Center  
Griffiss AFB, NY 13441

Dr. G. Knausenberger  
Air Force Member, TAC  
Air Force Office of Scientific  
Research, (AFSC) AFSOR/NE  
Bolling Air Force Base, DC 20332

Dr. L. Kravitz  
Air Force Member, TAC  
Air Force Office of Scientific  
Research, (AFSC) AFSOR/NE  
Bolling Air Force Base, DC 20332

Mr. R. D. Larson  
AFAL/DHR  
Wright-Patterson AFB, OH 45433

Dr. Richard B. Mack  
RADC/ETER  
Hanscom AFB, MA 01731

Mr. John Mottsmith (MCIT)  
HQ ESD (AFSC)  
Hanscom AFB, MA 01731

Dr. Richard Picard  
RADC/ETSL  
Hanscom AFB, MA 01731

Dr. J. Ryles  
Chief Scientist  
AFAL/CA  
Wright-Patterson AFB, OH 45433

Dr. Allan Schell  
RADC/ETE  
Hanscom AFB, MA 01731

Mr. H. E. Webb, Jr. (ISCP)  
Rome Air Development Center  
Griffiss AFB, NY 13441

LTC G. Wepfer  
Air Force Office of Scientific  
Research, (AFSC) AFOSR/NP  
Bolling Air Force Base, DC 20332

LTC G. McKemie  
Air Force Office of Scientific  
Research, (AFSC) AFOSR/NM  
Bolling Air Force Base, DC 20332

Department of the Navy

Dr. R. S. Allgaier  
Naval Surface Weapons Center  
Code WR-303  
White Oak  
Silver Spring, MD 20910

Naval Weapons Center  
Attn: Code 5515, H. F. Blazek  
China Lake, CA 93555

Dr. H. L. Blood  
Technical Director  
Naval Undersea Center  
San Diego, CA 95152

Naval Research Laboratory  
Attn: Code 5200, A. Brodzinsky  
4555 Overlook Avenue, SW  
Washington, D.C. 20375

Naval Research Laboratory  
Attn: Code 7701, J. D. Brown  
4555 Overlook Avenue, SW  
Washington, D.C. 20375

Naval Research Laboratory  
Attn: Code 5210, J. E. Davey  
4555 Overlook Avenue, SW  
Washington, D.C. 20375

Naval Research Laboratory  
Attn: Code 5460/5410, J. R. Davis  
4555 Overlook Avenue, SW  
Washington, D.C. 20375

Naval Ocean Systems Center  
Attn: Code 75, W. J. Dejka  
271 Catalina Boulevard  
San Diego, CA 92152

Naval Weapons Center  
Attn: Code 601, F. C. Essig  
China Lake, CA 93555

Naval Research Laboratory  
Attn: Code 5510, W. L. Faust  
4555 Overlook Avenue, SW  
Washington, D.C. 20375

Naval Research Laboratory  
Attn: Code 2627, Mrs. D. Folen  
4555 Overlook Avenue, SW  
Washington, D.C. 20375

Dr. Robert R. Fossum  
Dean of Research  
Naval Postgraduate School  
Monterey, CA 93940

Dr. G. G. Gould  
Technical Director  
Naval Coastal System Laboratory  
Panama City, FL 32401

Naval Ocean Systems Center  
Attn: Code 7203, V. E. Hildebrand  
271 Catalina Boulevard  
San Diego, CA 92152

Naval Ocean Systems Center  
Attn: Code 753, P. H. Johnson  
271 Catalina Boulevard  
San Diego, CA 92152

Donald E. Kirk  
Professor and Chairman  
Electronic Engineer, SP-304  
Naval Postgraduate School  
Monterey, CA 93940

Naval Air Development Center  
Attn: Code 01, Dr. R. K. Lobb  
Johnsville  
Warminster, PA 18974

Naval Research Laboratory  
Attn: Code 5270, B. D. McCombe  
4555 Overlook Avenue, SW  
Washington, D.C. 20375

Capt. R. B. Meeks  
Naval Sea Systems Command  
NC #3  
2531 Jefferson Davis Highway  
Arlington, VA 20362

Dr. H. J. Mueller  
Naval Air Systems Command  
Code 310  
JP #1  
1411 Jefferson Davis Highway  
Arlington, VA 20360

Dr. J. H. Mills, Jr.  
Naval Surface Weapons Center  
Electronics Systems Department  
Code DF  
Dahlgren, VA 22448

Naval Ocean Systems Center  
Attn: Code 702, H. T. Mortimer  
271 Catalina Boulevard  
San Diego, CA 92152

Naval Air Development Center  
Attn: Technical Library  
Johnsville  
Warminster, PA 18974

Naval Ocean Systems Center  
Attn: Technical Library  
271 Catalina Boulevard  
San Diego, CA 92152

Naval Research Laboratory  
Underwater Sound Reference Division  
Technical Library  
P. O. Box 8337  
Orlando, FL 32806

Naval Surface Weapons Center  
Attn: Technical Library  
Code DX-21  
Dahlgren, VA 22448

Naval Surface Weapons Center  
Attn: Technical Library  
Building 1-330, Code WX-40  
White Oak  
Silver Spring, MD 20910

Naval Training Equipment Center  
Attn: Technical Library  
Orlando, FL 32813

Naval Undersea Center  
Attn: Technical Library  
San Diego, CA 92152

Naval Underwater Systems Center  
Attn: Technical Library  
Newport, RI 02840

Office of Naval Research  
Electronic and Solid State  
Sciences Program (Code 427)  
800 North Quincy Street  
Arlington, VA 22217

Office of Naval Research  
Mathematics Program (Code 432)  
800 North Quincy Street  
Arlington, VA 22217

Office of Naval Research  
Naval Systems Division  
Code 220/221  
800 North Quincy Street  
Arlington, VA 22217

Director  
Office of Naval Research  
New York Area Office  
715 Broadway, 5th Floor  
New York, NY 10003

Office of Naval Research  
San Francisco Area Office  
One Hallidie Plaza, Suite 601  
San Francisco, CA 94102

Director  
Office of Naval Research  
Branch Office  
495 Summer Street  
Boston, MA 02210

Director  
Office of Naval Research  
Branch Office  
536 South Clark Street  
Chicago, IL 60605

Director  
Office of Naval Research  
Branch Office  
1030 East Green Street  
Pasadena, CA 91101

Mr. H. R. Riedl  
Naval Surface Weapons Center  
Code WR-34  
White Oak Laboratory  
Silver Spring, MD 20910

Naval Air Development Center  
Attn: Code 202, T. J. Shopple  
Johnsville  
Warminster, PA 18974

Naval Research Laboratory  
Attn: Code 5403, J. E. Shore  
4555 Overlook Avenue, SW  
Washington, D.C. 20375

A. L. Slafkovsky  
Scientific Advisor  
Headquarters Marine Corps  
MC-RD-1  
Arlington Annex  
Washington, D.C. 20380

Harris B. Stone  
Office of Research, Development,  
Test and Evaluation  
NOP-987  
The Pentagon, Room 5D760  
Washington, D.C. 20350

Mr. L. Sumney  
Naval Electronics Systems Command  
Code 3042, NC #1  
2511 Jefferson Davis Highway  
Arlington, VA 20360

David W. Taylor  
Naval Ship Research and  
Development Center  
Code 522.1  
Bethesda, MD 20084

Naval Research Laboratory  
Attn: Code 4105, Dr. S. Teitler  
4555 Overlook Avenue, SW  
Washington, D.C. 20375

Lt. Cdr. John Turner  
NAVMAT 0343  
CP #5, Room 1044  
2211 Jefferson Davis Highway  
Arlington, VA 20360

Naval Ocean Systems Center  
Attn: Code 746, H. H. Wieder  
271 Catalina Boulevard  
San Diego, CA 92152

Dr. W. A. Von Winkle  
Associate Technical Director  
for Technology  
Naval Underwater Systems Center  
New London, CT 06320

Dr. Gernot M. R. Winkler  
Director, Time Service  
US Naval Observatory  
Massachusetts Avenue at  
34th Street, NW  
Washington, D.C. 20390

Other Government Agencies

Dr. Howard W. Etzel  
Deputy Director  
Division of Materials Research  
National Science Foundation  
1800 G Street  
Washington, D.C. 20550

Mr. J. C. French  
National Bureau of Standards  
Electronics Technology Division  
Washington, D.C. 20234

Dr. Jay Harris  
Program Director  
Devices and Waves Program  
National Science Foundation  
1800 G Street  
Washington, D.C. 20550

Los Alamos Scientific Laboratory  
Attn: Reports Library  
P. O. Box 1663  
Los Alamos, NM 87544

Dr. Dean Mitchell  
Program Director  
Solid-State Physics  
Division of Materials Research  
National Science Foundation  
1800 G Street  
Washington, D.C. 20550

Mr. F. C. Schwenk, RD-T  
National Aeronautics and  
Space Administration  
Washington, D.C. 20546

M. Zane Thornton  
Deputy Director, Institute for  
Computer Sciences and Technology  
National Bureau of Standards  
Washington, D.C. 20234

Nongovernment Agencies

Director  
Columbia Radiation Laboratory  
Columbia University  
538 West 120th Street  
New York, NY 10027

Director  
Coordinated Science Laboratory  
University of Illinois  
Urbana, IL 61801

Director of Laboratories  
Division of Engineering and  
Applied Physics  
Harvard University  
Pierce Hall  
Cambridge, MA 02138

Director  
Electronics Research Center  
The University of Texas  
Engineering-Science Bldg. 112  
Austin, TX 78712

Director  
Electronics Research Laboratory  
University of California  
Berkeley, CA 94720

Director  
Electronics Sciences Laboratory  
University of Southern California  
Los Angeles, CA 90007

Director  
Microwave Research Institute  
Polytechnic Institute of New York  
333 Jay Street  
Brooklyn, NY 11201

Director  
Research Laboratory of Electronics  
Massachusetts Institute of Technology  
Cambridge, MA 02139

Director  
Stanford Electronics Laboratory  
Stanford University  
Stanford, CA 94305

Stanford Ginzton Laboratory  
Stanford University  
Stanford, CA 94305

Officer in Charge  
Carderock Laboratory  
Code 18 - G. H. Gleissner  
David Taylor Naval Ship Research  
and Development Center  
Bethesda, MD 20084

Dr. Roy F. Potter  
3868 Talbot Street  
San Diego, CA 92106