

AD-A060 392

STANFORD UNIV CALIF DIGITAL SYSTEMS LAB
OPTIMAL LAYOUT OF CMOS FUNCTIONAL ARRAYS. (U)
MAR 78 T UEHARA, W M VANCLEEMPOT

F/G 9/5

N00014-75-C-0601

UNCLASSIFIED

DSL-TR-142

NL

1 OF 1
AD
AO 60 392



END
DATE
FILMED
1-79
DDC

AD A060392

DDC FILE COPY

DIGITAL SYSTEMS LABORATORY

STANFORD ELECTRONICS LABORATORIES
DEPARTMENT OF ELECTRICAL ENGINEERING
STANFORD UNIVERSITY · STANFORD, CA 94305

LEVEL

CD
NW




OPTIMAL LAYOUT OF CMOS
FUNCTIONAL ARRAYS

T. Uehara
W.M. vanCleemput

Technical Report No. 142

March 1978



This document has been approved
for public release and sale; its
distribution is unlimited.

This work was supported by the
Joint Services Electronics Program
under contract N-00014-75-C-0601.

78 09 20 010

6 OPTIMAL LAYOUT OF CMOS FUNCTIONAL ARRAYS.

10 T. Uehara
W. M. vanCleemput

9 Technical Report, No. 142 ✓

14 DSL-TR-142

11 March 1978

12 54p.

Digital Systems Laboratory
Stanford University
Stanford, California 94305

This work was supported by the Joint Services Electronics Program
under contract N00014-75-C-0601

15

408 071

78 09 20 010 48

Optimal Layout of CMOS Functional Arrays

T. Uehara

W. M. vanCleemput

Technical Report No. 142

March 1978

Digital Systems Laboratory

Stanford University

Stanford, California 94305

ACCESSION for	
NTIS	☒
DDC	☐
UNANIMOUS	☐
JUST	☐
<i>Not on file</i>	
BY	
DISTRIBUTION/AVAILABILITY CODES	
Dist.	SPECIAL
<i>A</i>	

ABSTRACT

Designers of MOS LSI circuits can take advantage of complex functional cells in order to achieve better performance. This paper discusses the implementation of a random logic function on an array of CMOS transistors. A graph-theoretical algorithm which minimizes the size of an array is presented. This method is useful for the design of cells used in conventional design automation systems.

INDEX TERMS: CMOS functional arrays, CMOS circuit design, LSI layout, LSI design automation, computer-aided design, design automation

1. INTRODUCTION

In integrated circuit design it is possible to implement a logic function by means of a circuit consisting of one or more elementary cells such as NAND or NOR gates or by means of a single functional cell.

The basic advantages of functional cells, such as smaller size and better performance, are well known to designers of MOS LSI [1]. Theoretical results about network synthesis with complex functional cells have been reported in [2], [3], [4]. Some commercial products also take advantage of these properties [5]. However, most designers still use a limited library of cells. For example, NAND gates are often used as the only primitive cell. This is partly due to the fact that little has been reported about the physical implementation of complex functional cells [6]. Therefore, designers do not have confidence in the performance and merit of more complex cells. In order to overcome these problems, a systematic enumeration of functional cells is inevitable.

The number of useful functional cells is enumerated in this paper. This number is so large that a systematic layout method is necessary. An array of CMOS FET's is introduced as the basic layout and a graph-theoretical algorithm which minimizes the size

of the array is presented. This type of array is also useful as a basic cell for conventional design automation systems [7], [8] because it has a rectangular shape with the same height as the other cells. Several examples show the significant merit of functional cells in reducing the space required.

2. CMOS FUNCTIONAL CELLS

An implementation of the exclusive-or function $\bar{X}Y + X\bar{Y}$ is shown in Figure 1, where the designer was required to use NAND gates throughout. An alternative implementation of the same function is shown in Figure 2 [1], where the designer took advantage of the functional cell which realizes the function $\overline{XY + \bar{Z}}$. This approach results in better performance and smaller size than the design of Figure 1.




Figure 1: Implementation of an exclusive-or function.
a) logic diagram b) circuit c) layout




Figure 2: An alternative implementation of the exclusive-or function.
a) logic diagram b) circuit c) layout

3. ENUMERATION

In this paper, we will limit ourselves to AND-OR networks realized in CMOS by means of series/parallel connections of transistors. Furthermore, we will require that the topology of the p-MOS and n-MOS sides of the circuit are each other's dual.

The number of functional cells which has series/parallel topology is shown in Table 1, where the maximum number of series FET's between the power and the output is designated as the level of a cell. The details of the enumeration are shown in the Appendix.

Number of levels	Number of cells
1	1
2	6
3	80
4	3434

Table 1: Number of cells with a given level.

The delay of a cell mainly depends on the number of levels since it corresponds to the longest path to charge the capacitance. Generally, cells with less than 4 levels are desirable. To use all of the cells with 3 levels and some with 4 levels seems to be a reasonable compromise, although the decision about the usefulness of cells is beyond the scope of this paper. In any case, systematic design is inevitable in order to treat more than several hundred cell types.

4. BASIC LAYOUT STRATEGY

The basic layout scheme for an arbitrary logic function is given in this section, starting from the corresponding AND/OR (sum of products) specification.

A cell is an array of CMOS transistors as shown in Figure 3. It consists of a row of p-MOS transistors and a row of n-MOS transistors corresponding to the p-MOS and n-MOS sides of the circuit, respectively. Because of the requirement that the p-MOS and n-MOS sides are each other's dual, the number of transistors is the same in both rows. We will further assume that the transistors are aligned vertically. AND/OR gates in the logic diagram correspond to the series/parallel connections in the circuit diagram. It is quite clear that for every AND/OR specification of a boolean function, one can obtain a series-parallel implementation in CMOS technology, in which the p-MOS side and n-MOS sides are each others dual. The number of series/parallel transistors for every AND/OR element is equal to the number of inputs to that element. The dual topology of the p-MOS side and of the n-MOS side are as shown in Figure 3(c).

A more general topology other than series/parallel can be used in a MOS circuit as in the case of a relay network. The




Figure 3: Basic layout of the functional cell.
a) logic diagram b) circuit c) graph model d) layout

topology of the p-MOS side and the n-MOS side need not to be dual in the strict sense. However, the series-parallel connection and the duality are assumed here in order to simplify the problem.

5. OPTIMAL LAYOUT

A graph theoretical algorithm for minimizing the size of a functional array is developed in this section.

5.1 Preliminary Considerations

Physically adjacent gates can be connected by a diffusion area. The aluminium connections between neighbors, as in Figure 3(d), are replaced by diffusion areas as shown in Figure 4(a), but the size of the array was not changed. Even in a more sophisticated layout arrangement, the alignment between p-MOS side and n-MOS side is required. Figure 4(b) is a more optimal size layout for the circuit of Figure 3(b).

However the best result is obtained from the alternative circuit of Figure 5(b) which is logically equivalent with the circuit in Figure 3(b).

Finally, the layout of the functional cell can be optimized as shown in Figure 5(d) and the size of this array is almost one half that of the basic layout shown in Figure 3(d).





Figure 4: Optimization of layout.
a) simple transformation of Figure 3(c)
b) optimal arrangement for the circuit in Figure 3(b).







Figure 5: An alternative circuit and optimal layout.
a) logic diagram b) circuit c) graph model d) layout

In general, the area of a functional cell is calculated as follows: $\text{area} = \text{width} * \text{height}$
where: $\text{height} = \text{constant}$
 $\text{width} = \text{basic grid size} * (\text{number of inputs} + \text{number of separations} + 1)$

A separation is required when there is no connection between physically adjacent transistors as illustrated in Figure 4(b). Since both the cell height and the basic grid size are a function of the technology employed, an optimal layout is obtained by minimizing the number of separations.

5.2 Graph-Theoretical Algorithm

Definition: An elementary series-parallel graph $G(V,E,v,w)$ consists of a single edge e joining vertices v and w . Hence, its vertex set $V = \{v,w\}$ and its edge set $E = \{(v,w)\}$. The vertices v and w are the termination points of G .

Definition: The series composition $G(V,E,v,w)$ of two series-parallel graphs $G'(V',E',v',w')$ and $G''(V'',E'',v'',w'')$ is a new graph constructed from G' and G'' as follows:

- 1) $V = V' \cup V'' \cup \{u\} - \{w',v''\}$ where u is a new vertex created to replace vertices w' and v'' which are merged together.
- 2) $E = E' \cup E''$ where every occurrence of w' and v'' is replaced by u .
- 3) $v = v'$ and $w = w''$ are the termination points of the new graph

Definition: The parallel composition $G(V,E,v,w)$ of two series-parallel graphs $G'(V',E',v',w')$ and $G''(V'',E'',v'',w'')$ is a new graph constructed from G' and G'' as follows:

- 1) $V = V' \cup V'' \cup \{v, w\} - \{v', w', v'', w''\}$ where v and w are new vertices created to replace v', v'' and w', w'' respectively.
- 2) $E = E' \cup E''$, where ever occurrence of v' and v'' is replaced by v and every occurrence of w' and w'' is replaced by w .
- 3) The new termination points are $v = v' = v''$ and $w = w' = w''$.

Definition: An elementary series-parallel graph is a series-parallel graph.

A graph obtained by successive series and parallel compositions on a set of elementary series-parallel graphs is a series-parallel graph.

The graph model of a circuit is defined as follows. A p-side graph and a n-side graph are models of the p-MOS side and the n-MOS side of a circuit, respectively. The p-MOS side graph is defined as follows:

- every gate/drain potential is represented by a vertex.
- every transistor is represented by an edge, connecting the

vertices representing the source and drain.

The n-side graph can be defined in a similar way. An example of such a graph is shown in Figure 5.

Because of the restriction on the CMOS circuits under consideration, both the n-side and p-side graphs are series-parallel graphs.

Edges correspond to transistors in both graphs and they are connected in a series/parallel manner according to the series/parallel connections of transistors in the circuit. The names of input signals are used to label those edges. The p-side graph and the n-side graph are dual by the assumption of section 3 and each corresponding pair of edges has a common label.

The following property of the graph model is of interest for the optimal layout of CMOS circuits:

If two edges x and y are adjacent in the graph model, then it is possible to place the corresponding gates in a physically adjacent position of an array and hence, connect them by a diffusion area. In order to minimize the number of separation areas, it is necessary to find a set of minimum-size paths which correspond to chains of transistors in the array. As indicated in

section 5.1, such a set will result in a minimal area layout.

If there exists an Euler path in the graph model, then all gates can be chained by diffusion areas. If there is no Euler path then the graph can be decomposed into several subgraphs which have Euler paths. In the latter case, each Euler path corresponds to a chain of transistors that is separated from another such chain by a separation area.

In order to reduce the size of an array it is necessary to find a pair of paths on the dual graph models, with the same sequence of labels, because p-type and n-type gates corresponding to the same input signal have the same horizontal position in the CMOS array. For example, the path $\langle 1,3,2,4,5 \rangle$ of the n-side graph in Figure 3(c) produces a chain of gates on the n-MOS side as shown in Figure 4(b). There is, however, no corresponding Euler path in the p-side graph. Therefore, the gates on the p-MOS side are separated between gate 2 and gate 4 as shown in Figure 4(b).

On the other hand, path $\langle 2,3,1,4,5 \rangle$ is an Euler path in both the p-side and the n-side graph of Figure 5(c). Therefore, all gates can be chained together by diffusion areas without any separation areas as shown in Figure 5(d).

The general algorithm is shown below:

- 1) enumerate all possible decompositions of the graph model to find the minimum number of Euler paths that cover the graph.
- 2) chain the gates by means of a diffusion area according to the order of the edges in each Euler path.
- 3) if more than 2 Euler paths are necessary to cover the graph model, then provide a separation area between each pair of chains.

6. REDUCTION OF THE PROBLEM

In order to find the minimum number of Euler paths, it is possible to take advantage of the reduction method which is illustrated in Figure 6: an odd number of series or parallel edges can be reduced to a single edge.

Definition: The reduced graph is obtained by replacing an odd number of series (parallel) edges by a single edge, until no further reduction is possible.

Theorem 1: If there is an Euler path in the reduced graph, then there exists an Euler path in the original graph.

(Proof) It is possible to reconstruct an Euler path in the original graph by replacing each edge of the Euler path in the reduced graph by a sequence of the original odd number of edges.

Sometimes this reduction makes the problem trivial. For example, the graph model of Figure 8 is reduced to a single edge and the existence of an Euler path in the graph model is obvious.




Figure 6: Reduction of odd number of edges.

Theorem 2: If the number of inputs to every AND/OR element is odd, then

- 1) the corresponding graph model has a single Euler path.
- 2) there exists a graph model such that the sequence of edges on an Euler path corresponds to the vertical order of inputs on a planar representation of the logic diagram.

(Proof) (1) The CMOS implementation of an AND/OR element has a number of series/parallel transistors that is equal to the number of inputs to that element (see section 4). Since the number of edges in series or in parallel is always odd, the graph model can be reduced to a single edge which is an Euler path itself. So there exists an Euler path on the original graph according to theorem 1.

(2) It is possible to construct the graph as follows (see the example in Figure 7(c)):

- (a) Start with an edge corresponding to the circuit's output.
- (b) Select an edge corresponding to the output of a gate and replace it by the series-parallel graph for that gate.




Figure 7: Application of reduction rule.
a) logic diagram b) graph model and its reduction.
c) reconstruction of an Euler path.

(c) Reorganize the sequence of new edges on the Euler path being constructed such that it corresponds to the vertical order of the inputs on the planar representation of the logic diagram. Such a rearrangement of edges in the Euler path is always possible when the number of inputs to an AND/OR element and hence the number of edges in series or in parallel is odd.

7. HEURISTIC ALGORITHM

Since the graph-theoretical algorithm of section 5 is exhaustive in nature, a heuristic algorithm which takes advantage of theorem 2 is proposed. Additional inputs called "pseudo"inputs are introduced and the original problem is modified so that every gate in a logic diagram has an odd number of inputs. It is guaranteed by theorem 2 that there exists an Euler path for this modified problem. This Euler path contains edges corresponding to the original inputs and also edges corresponding to the new "pseudo"inputs which are possible separation areas. The topology of the circuit should be selected such that the number of separation areas is minimized.

The heuristic algorithm consists of the following steps:

- 1) To every gate with an even number of inputs a "pseudo" input is added.
- 2) Add this new input to the gate in such a way that the planar representation of the logic diagram shows a minimal interlace of "pseudo" and real inputs. It should be noted that a "pseudo" input at the top or at the bottom of the logic diagram does not contribute to the separation areas, as illustrated in Figure 7(b) and Figure 7(c).

- 3) Construct the graph model such that the sequence of edges corresponds to the vertical order of inputs on the planar logic diagram.
- 4) Chain together the gates by means of diffusion areas, as indicated by the sequence of edges on the Euler path. "Pseudo " edges indicate separation areas.
- 5) The final circuit topology can be derived by deleting "pseudo" edges in parallel with other edges and by contracting "pseudo" edges in series with other edges.

The minimization of the separation areas can be performed on a logic diagram which nicely shows the structure of the series/parallel graph.

Figure 8 shows the application of this heuristic algorithm to the problem of Figure 3. The same result as in Figure 5 is found easily. In general, new additional inputs correspond to separation areas, but in this case they do not actually separate the chain of gates because they are on both ends.






Figure 8: Application of the heuristic algorithm
 a) new inputs p1 and p2 are added.
 b) optimal sequence of inputs without the interlace of p1 or p2.
 c) circuit with the dual path {p1,2,3,1,4,5,p1}

This heuristic algorithm does not necessarily give the optimal layout. However, if the resulting sequence has no separation areas, it is the real optimal solution.

Figure 9 is a four-bit carry look-ahead circuit from Hewlett-Packard's processor MC2 [5]. The circuit has no Euler path. But the alternative circuit in Figure 10(c) has an Euler path on the dual graphs. This optimal solution is found easily by the heuristic algorithm as shown in Figure 10. Figure 11 shows that the space for the functional cell is less than one third of the conventional gate realization.






Figure 9: Carry look-ahead circuit
 (From Hewlett-Packard Journal, April 1977)



(a)



(b.)

Figure 10: Alternative topology of the carry look-ahead circuit
a) the optimal sequence of variables
b) graph with an Euler path on the dual graphs




Figure 10: c) circuit diagram




Figure 11: Comparison of space
 a) functional cell realization
 b) conventional NAND realization

8. CONCLUSIONS

A systematic survey of MOS functional cells and the enumeration of random logic functions made it clear that there are thousands of useful cells. A systematic method to implement a function on an array of CMOS transistors has been shown and a graph-theoretical algorithm which minimizes the size of the array has been presented. An example showed that the functional cell approach can reduce the space of a conventional NAND gate realization considerably. In general, a significant space reduction can be expected.

The CMOS functional array is also useful as a basic cell for a conventional design automation system. Implementing functional arrays into a MOS LSI design automation system will be considered after further studies of logic synthesis and performance validation.

9. ACKNOWLEDGEMENTS

The authors would like to thank Messrs. Tsuchimoto, Tanahashi and Kikuchi of Fujitsu for their encouragement in the early stages of this study. The study of alternative circuit topologies using logical equivalencies was suggested by Dr. K. Miura and Dr. H.C. Lai of Microtechnology.

REFERENCES

- [1] Carr, W. N. and J. P. Mize "MOS/LSI Design and Application," Texas Instruments Electronics Series, New York, New York: McGraw-Hill Book Company, 1972.
- [2] Ibaraki, T. and S. Muroga "Synthesis of Networks with a Minimum Number of Negative Gates," IEEE Transactions on Computers, Vol. C-20 January 1971, pp. 49-58.
- [3] Nakamura, K.; N. Tokura and T. Kasami "Minimal Negative Gate Networks," IEEE Transactions on Computers, Vol. C-21, January 1972, pp. 72-79.
- [4] Lai, H. C. "A Study of Current Logic Design Problems, Part 1; Design of Diagnosable MOS Networks," Ph.D. Dissertation, Department of Computer Science, University of Illinois, 1976.
- [5] Forbes, B. E. "Silicon-on-Sapphire Technology Produces High-Speed Single-Chip Processor," Hewlett-Packard Journal, April 1977, pp. 2-8.

- [6] Weinberger, A. "Large Scale Integration of MOS Complex Logic: A Layout Method," IEEE Journal of Solid State Circuits, Vol. 2, December 1967, pp. 182-190.

- [7] Feller, A., "Automatic Layout of Low-Cost Quick-Turnaround Random-Logic LSI Devices," Proceedings of the 13th Design Automation Conference, San Francisco, June 1976, pp. 79-85.

- [8] Persky, G.; D. N. Deutsch and D. G. Schweikert "LTX-A System for the Directed Automatic Design of LSI Circuits," Proceedings of the 13th Design Automation Conference, San Francisco, June 1976, pp. 399-407.

- [9] Harary, F. "Graph Theory," Reading, Massachusetts: Addison-Wesley, 1969.

APPENDIX

Enumeration of C-MOS Functional Cells.

A restriction to series/parallel connection and the duality between p-MOS side and n-MOS side are assumed. Logically equivalent circuits, for example, circuits in Figure 3(b) and in Figure 5(b) are counted only once.

Definitions:

$T(m,n)$ is a set of cells which have m levels on the p-MOS side and n levels on the n-MOS side.

$S(m,n)$ is a subset of $T(m,n)$ such that the p-MOS side of a cell c of $S(m,n)$ is a series connection of 2 components.

$P(m,n)$ is the complement of $S(m,n)$ with respect to $T(m,n)$.

$L(k) = \{ t | t \text{ is in } T(m,n) \text{ and } \text{Max}(m,n) = k \}$, that is, $L(k)$ is a set of cells which have k levels.

Theorem 1: $|S(m,n)| = |P(n,m)|$ for (m,n) not equal to $(1,1)$.

(Proof) Assume (m,n) not equal to $(1,1)$. For any circuit c in $P(m,n)$, the dual circuit of c is in $S(n,m)$. For any circuit d in $S(n,m)$, the dual circuit of d is in $P(m,n)$. So there is one to one mapping between $P(m,n)$ and $S(n,m)$.

Lemma 1:

$$|L(k)| = 2 \left[\sum_{i=1}^{k-1} \{|S(i,k)| + |S(k,i)|\} + |S(k,k)| \right].$$

Definition: $C_1 - C_2 - \dots - C_i$ is a cell such that the p-MOS part of the cell is a series connection of p-MOS parts in cells $C_1, C_2, \dots$ and C_i .

Hence, $P(m_1, n_1) - P(m_2, n_2) - \dots - P(m_i, n_i) =$
 $\{C_1 - C_2 - \dots - C_i \mid C_i \text{ is in } P(m_1, n_1), C_2 \text{ is in } P(m_2, n_2),$
 $\dots, c_i \text{ is in } P(m_i, n_i)\}.$

Theorem 2: $P(m_1, n_1) - P(m_2, n_2) - \dots - P(m_i, n_i)$ is a subset of $S(m, n)$, where $m = m_1 + m_2 + \dots + m_i$, and $n = \text{Max}(n_1, n_2, \dots, n_i)$.

(Proof) The longest path on the p-MOS side is $m_1 + m_2 \dots + m_i$ by definition. The longest path on the n-MOS side is $\text{Max}(n_1, n_2, \dots, n_i)$ because it is equal to the maximal cutset on the p-MOS side.

$L(k)$ can be decomposed using theorem 2 and enumerated using theorem 1 and lemma 1 as follows:

$L(1)$ is the union of the following two sets:

$$S(1,1) = \emptyset,$$

$$P(1,1) = \{\text{inverter}\}.$$

$$\text{So } |L(1)| = 1.$$

$L(2)$ is the union of the following sets:

$$S(1,2) = \emptyset,$$

$$S(2,1) = \{ P(1,1) - P(1,1) \},$$

$$S(2,2) = \{ P(1,1) - P(1,2),$$

$$P(1,2) - P(1,2) \},$$

and their dual forms.

$$\text{So } |L(2)| = 6.$$

$L(3)$ is the union of the following sets:

$$S(1,3) = \emptyset$$

$$S(3,1) = \{ P(1,1) - P(1,1) - P(1,1) \}$$

$$S(2,3) = \{ P(1,1) - P(1,3),$$

$$P(1,2) - P(1,3),$$

$$P(1,3) - P(1,3) \}$$

$$S(3,2) = \{ P(1,1) - P(1,1) - P(1,2),$$

$$P(1,1) - P(1,2) - P(1,2),$$

$$P(1,2) - P(1,2) - P(1,2),$$

$$P(1,1) - P(2,2),$$

$$P(1,2) - P(2,2) \}$$

$$S(3,3) = \{ P(1,1) - P(1,1) - P(1,3),$$

$$P(1,1) - P(1,2) - P(1,3),$$

$$P(1,2) - P(1,2) - P(1,3),$$

$$P(1,1) - P(1,3) - P(1,3),$$

$$P(1,2) - P(1,3) - P(1,3),$$

$$P(1,3) - P(1,3) - P(1,3),$$

$$P(1,1) - P(2,3),$$

$$P(1,2) - P(2,3),$$

$$P(1,3) - P(2,2),$$

$$P(1,3) - P(2,3) \}$$

and their dual forms

$$\text{So } |L(3)| = 80.$$

By a similar enumeration one can derive that

$$|L(4)| = 3434.$$

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM	
1. REPORT NUMBER Technical Report No. 142	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER	
4. TITLE (and Subtitle) OPTIMAL LAYOUT OF CMOS FUNCTIONAL ARRAYS		5. TYPE OF REPORT & PERIOD COVERED Technical Report	
7. AUTHOR(s) T. Uehara, W. M. vanCleemput		6. PERFORMING ORG. REPORT NUMBER	
9. PERFORMING ORGANIZATION NAME AND ADDRESS Stanford Electronics Laboratories Stanford University Stanford, CA 94305		8. CONTRACT OR GRANT NUMBER(s) N00014-75-C-0601	
11. CONTROLLING OFFICE NAME AND ADDRESS Office of Naval Research Department of the Navy Washington, DC 22217		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS	12. REPORT DATE March 1978
14. MONITORING AGENCY NAME & ADDRESS (if diff. from Controlling Office)		13. NO. OF PAGES	
		15. SECURITY CLASS. (of this report)	
		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE	
16. DISTRIBUTION STATEMENT (of this report) Reproduction in whole or part is permitted for any purpose of the United States government.			
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from report)			
18. SUPPLEMENTARY NOTES			
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) CMOS functional arrays, CMOS circuit design, LSI layout, LSI design automation, computer-aided design, design automation			
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) Designers of MOS LSI circuits can take advantage of complex functional cells in order to achieve better performances. This paper discusses the implementation of a random logic function on an array of CMOS transistors. A graph-theoretical algorithm which minimizes the size of an array is presented. This method is useful for the design of cells used in conventional design automation sytems.			

DD FORM 1473

1 JAN 73
EDITION OF 1 NOV 65 IS OBSOLETE

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

JSEP REPORTS DISTRIBUTION LIST

Department of Defense

Director
National Security Agency
Attn: Dr. T. J. Beahn
Fort George G. Meade
Maryland 20755

Defense Documentation Center (12)
Attn: DDC-TCA (Mrs. V. Caponio)
Cameron Station
Alexandria, Virginia 22314

Assistant Director
Electronics and Computer Sciences
Office of Director of Defense
Research and Engineering
The Pentagon
Washington, D.C. 20315

Defense Advanced Research
Projects Agency
Attn: Dr. R. Reynolds
1400 Wilson Boulevard
Arlington, Virginia 22209

Department of the Army

Commandant
US Army Air Defense School
Attn: ATSAD-T-CSM
Fort Bliss, Texas 79916

Commander
US Army Armament R&D Command
Attn: DRDAR-TSS
Dover, New Jersey 07801

Commander
US Army Armament R&D Command (BRL)
Attn: DRDAR-TSB-S
Aberdeen Proving Ground
Aberdeen, Maryland 21005

Commandant
US Army Command and General Staff
College
Attn: Acquisitions, Library Division
Fort Leavenworth, Kansas 66027

Commander
US Army Communication Command
Attn: CC-OPS-PD
Fort Huachuca, Arizona 85613

Commander
US Army Materials and Mechanics
Research Center
Attn: Chief, Materials Science Div.
Watertown, Massachusetts 02172

Commander
US Army Materiel Development and
Readiness Command
Attn: Technical Library, Rm. 7S 35
5001 Eisenhower Avenue
Alexandria, Virginia 22333

Commander
US Army Missile R&D Command
Attn: Chief, Document Section
Redstone Arsenal, Alabama 35809

Commander
US Army Satellite Communications Agency
Fort Monmouth, New Jersey 07703

Director
US Army Signals Warfare Laboratory
Attn: DELSW-OS
Arlington Hall Station
Arlington, Virginia 22212

Project Manager
ARTADS
EAI Building
West Long Branch, New Jersey 07764

NOTE: One (1) copy to each addressee unless otherwise indicated.

Commander/Director
Atmospheric Sciences Lab. (ECOM)
Attn: DRSEL-BL-DD
White Sands Missile Range
New Mexico 88002

Commander
US Army Electronics Command
Attn: DRSEL-NL-O (Dr. H. S. Bennett)
Fort Monmouth, New Jersey 07703

Director
TRI-TAC
Attn: TT-AD (Mrs. Briller)
Fort Monmouth, New Jersey 07703

Commander
US Army Electronics Command
Attn: DRSEL-CT-L (Dr. R. Buser)
Fort Monmouth, New Jersey 07703

Director
Electronic Warfare Lab. (ECOM)
Attn: DRSEL-WL-MY
White Sands Missile Range
New Mexico 88002

Executive Secretary, TAC/JSEP
US Army Research Office
P. O. Box 12211
Research Triangle Park
North Carolina 27709

Commander
Harry Diamond Laboratories
Attn: Mr. John E. Rosenberg
2800 Powder Mill Road
Adelphi, Maryland 20783

HQDA (DAMA-ARZ-A)
Washington, D.C. 20310

Commander
US Army Electronics Command
Attn: DRSEL-TL-E (Dr. J. A. Kohn)
Fort Monmouth, New Jersey 07703

Commander
US Army Electronics Command
Attn: DRSEL-TL-EN
(Dr. S. Kroenenberg)
Fort Monmouth, New Jersey 07703

Commander
US Army Electronics Command
Attn: DRSEL-NL-T (Mr. R. Kulinyi)
Fort Monmouth, New Jersey 07703

Commander
US Army Electronics Command
Attn: DRSEL-NL-B (Dr. E. Lieblein)
Fort Monmouth, New Jersey 07703

Commander
US Army Electronics Command
Attn: DRSEL-TL-MM (Mr. N. Lipetz)
Fort Monmouth, New Jersey 07703

Commander
US Army Electronics Command
Attn: DRSEL-RD-O (Dr. W. S. McAfee)
Fort Monmouth, New Jersey 07703

Director
Night Vision Laboratory
Attn: DRSEL-NV-D
Fort Belvoir, Virginia 22060

Col. Robert Noce
Senior Standardization Representative
US Army Standardization Group, Canada
Canadian Force Headquarters
Ottawa, Ontario, CANADA KIA)K2

Commander
US Army Electronics Command
Attn: DRSEL-NL-B (Dr. D. C. Pearce)
Fort Monmouth, New Jersey 07703

Commander
US Army Electronics Command
Attn: DRSEL-NL-RH-1
(Dr. F. Schwering)
Fort Monmouth, New Jersey 07703

Commander
US Army Electronics Command
Attn: DRSEL-TL-I
(Dr. C. G. Thornton)
Fort Monmouth, New Jersey 07703

US Army Research Office (3)
Attn: Library
P. O. Box 12211
Research Triangle Park
North Carolina 27709

Director
Division of Neuropsychiatry
Walter Reed Army Institute
of Research
Washington, D.C. 20012

Commander
White Sands Missile Range
Attn: STEWS-ID-R
White Sands Missile Range
New Mexico 88002

Department of the Air Force

Mr. Robert Barrett
RADC/ETS
Hanscom AFB, Massachusetts 01731

Dr. Carl E. Baum
AFWL (ES)
Kirtland AFB, New Mexico 87117

Dr. E. Champagne
AFAL/DH
Wright-Patterson AFB, Ohio 45433

Dr. R. P. Dolan
RADC/ETSD
Hanscom AFB, Massachusetts 01731

Mr. W. Edwards
AFAL/TE
Wright-Patterson AFB, Ohio 45433

Professor R. E. Fontana
Head, Department of Electrical
Engineering
AFIT/ENE
Wright-Patterson AFB, Ohio 45433

Dr. Alan Garscadden
AFAPL/POD
Wright-Patterson AFB, Ohio 45433

USAF European Office of Aerospace
Research
Attn: Major J. Gorrell
Box 14, FPO, New York 09510

LTC Richard J. Gowen
Department of Electrical Engineering
USAF Academy, Colorado 80840

Mr. Murray Kesselman (ISCA)
Rome Air Development Center
Griffiss AFB, New York 13441

Dr. G. Knausenberger
Air Force Member, TAC
Air Force Office of Scientific
Research, (AFSC) AFSOR/NE
Bolling Air Force Base, DC 20332

Dr. L. Kravitz
Air Force Member, TAC
Air Force Office of Scientific
Research, (AFSC) AFSOR/NE
Bolling Air Force Base, DC 20332

Mr. R. D. Larson
AFAL/DHR
Wright-Patterson AFB, Ohio 45433

Dr. Richard B. Mack
RADC/ETER
Hanscom AFB, Massachusetts 01731

Mr. John Mottsmith (MCIT)
HQ ESD (AFSC)
Hanscom AFB, Massachusetts 01731

Dr. Richard Picard
RADC/ETSL
Hanscom AFB, Massachusetts 01731

Dr. J. Ryles
Chief Scientist
AFAL/CA
Wright-Patterson AFB, Ohio 45433

Dr. Allan Schell
RADC/ETE
Hanscom AFB, Massachusetts 01731

Mr. H. E. Webb, Jr. (ISCP)
Rome Air Development Center
Griffiss AFB, New York 13441

LTC G. Wepfer
Air Force Office of Scientific
Research, (AFSC) AFOSR/NP
Bolling Air Force Base, DC 20332

LTC G. McKemie
Air Force Office of Scientific
Research, (AFSC) AFOSR/NM
Bolling Air Force Base, DC 20332

Department of the Navy

Dr. R. S. Allgaier
Naval Surface Weapons Center
Code WR-303
White Oak
Silver Spring, Maryland 20910

Naval Weapons Center
Attn: Code 5515, H. F. Blazek
China Lake, California 93555

Dr. H. L. Blood
Technical Director
Naval Undersea Center
San Diego, California 95152

Naval Research Laboratory
Attn: Code 5200, A. Brodzinsky
4555 Overlook Avenue, SW
Washington, D.C. 20375

Naval Research Laboratory
Attn: Code 7701, J. D. Brown
4555 Overlook Avenue, SW
Washington, D.C. 20375

Naval Research Laboratory
Attn: Code 5210, J. E. Davey
4555 Overlook Avenue, SW
Washington, D.C. 20375

Naval Research Laboratory
Attn: Code 5460/5410, J. R. Davis
4555 Overlook Avenue, SW
Washington, D.C. 20375

Naval Ocean Systems Center
Attn: Code 75, W. J. Dejka
271 Catalina Boulevard
San Diego, California 92152

Naval Weapons Center
Attn: Code 601, F. C. Essig
China Lake, California 93555

Naval Research Laboratory
Attn: Code 5510, W. L. Faust
4555 Overlook Avenue, SW
Washington, D.C. 20375

Naval Research Laboratory
Attn: Code 2626, Mrs. D. Folen
4555 Overlook Avenue, SW
Washington, D.C. 20375

Dr. Robert R. Fossum
Dean of Research
Naval Postgraduate School
Monterey, California 93940

Dr. G. G. Gould
Technical Director
Naval Coastal System Laboratory
Panama City, Florida 32401

Naval Ocean Systems Center
Attn: Code 753, P. H. Johnson
271 Catalina Boulevard
San Diego, California 92152

Donald E. Kirk
Professor and Chairman
Electronic Engineer, SP-304
Naval Postgraduate School
Monterey, California 93940

Naval Air Development Center
Attn: Code 01, Dr. R. K. Lobb
Johnsville
Warminster, Pennsylvania 18974

Naval Research Laboratory
Attn: Code 5270, B. D. McCombe
4555 Overlook Avenue, SW
Washington, D.C. 20375

Capt. R. B. Meeks
Naval Sea Systems Command, NC #3
2531 Jefferson Davis Highway
Arlington, Virginia 20362

Dr. H. J. Mueller
Naval Air Systems Command
Code 310, JP #1
1411 Jefferson Davis Highway
Arlington, Virginia 20360

Dr. J. H. Mills, Jr.
Naval Surface Weapons Center
Electronics Systems Department
Code DF
Dahlgren, Virginia 22448

Naval Ocean Systems Center
Attn: Code 702, H. T. Mortimer
271 Catalina Boulevard
San Diego, California 92152

Naval Air Development Center
Attn: Technical Library
Johnsville
Warminster, Pennsylvania 18974

Naval Ocean Systems Center
Attn: Technical Library
271 Catalina Boulevard
San Diego, California 92152

Naval Research Laboratory
Underwater Sound Reference Division
Technical Library
P. O. Box 8337
Orlando, Florida 32806

Naval Surface Weapons Center
Attn: Technical Library
Code DX-21
Dahlgren, Virginia 22448

Naval Surface Weapons Center
Attn: Technical Library
Building 1-330, Code WX-40
White Oak Laboratory
Silver Spring, Maryland 20910

Naval Training Equipment Center
Attn: Technical Library
Orlando, Florida 32813

Naval Undersea Center
Attn: Technical Library
San Diego, California 92152

Naval Underwater Systems Center
Attn: Technical Library
Newport, Rhode Island 02840

Office of Naval Research
Electronic and Solid State
Sciences Program (Code 427)
800 North Quincy Street
Arlington, Virginia 22217

Office of Naval Research
Mathematics Program (Code 432)
800 North Quincy Street
Arlington, Virginia 22217

Office of Naval Research
Naval Systems Division
Code 220/221
800 North Quincy Street
Arlington, Virginia 22217

Director
Office of Naval Research
New York Area Office
715 Broadway, 5th Floor
New York, New York 10003

Office of Naval Research
San Francisco Area Office
One Hallidie Plaza, Suite 601
San Francisco, California 94102

Director
Office of Naval Research Branch Office
495 Summer Street
Boston, Massachusetts 02210

Director
Office of Naval Research Branch Office
536 South Clark Street
Chicago, Illinois 60605

Director
Office of Naval Research Branch Office
1030 East Green Street
Pasadena, California 91101

Mr. H. R. Riedl
Naval Surface Weapons Center
Code WR-34
White Oak Laboratory
Silver Spring, Maryland 20910

Naval Air Development Center
Attn: Code 202, T. J. Shopple
Johnsville
Warminster, Pennsylvania 18974

Naval Research Laboratory
Attn: Code 5403, J. E. Shore
4555 Overlook Avenue, SW
Washington, D.C. 20375

A. L. Slafkovsky
Scientific Advisor
Headquarters Marine Corps
MC-RD-1, Arlington Annex
Washington, D.C. 20380

Harris B. Stone
Office of Research, Development,
Test and Evaluation
NOP-987
The Pentagon, Room 5D760
Washington, D.C. 20350

Mr. L. Sumney
Naval Electronics Systems Command
Code 3042, NC #1
2511 Jefferson Davis Highway
Arlington, Virginia 20360

David W. Taylor
Naval Ship Research and
Development Center
Code 522.1
Bethesda, Maryland 20084

Naval Research Laboratory
Attn: Code 4105, Dr. S. Teitler
4555 Overlook Avenue, SW
Washington, D.C. 20375

Lt. Cdr. John Turner
NAVMAT 0343
CP #5, Room 1044
2211 Jefferson Davis Highway
Arlington, Virginia 20360

Naval Ocean Systems Center
Attn: Code 746, H. H. Wieder
271 Catalina Boulevard
San Diego, California 92152

Dr. W. A. Von Winkle
Associate Technical Director for
Technology
Naval Underwater Systems Center
New London, Connecticut 06320

Dr. Gernot M. R. Winkler
Director, Time Service
US Naval Observatory
Massachusetts Ave. at 34th St., NW
Washington, D.C. 20390

Other Government Agencies

Dr. Howard W. Etzel
Deputy Director
Division of Materials Research
National Science Foundation
1800 G Street
Washington, D.C. 20550

Mr. J. C. French
National Bureau of Standards
Electronics Technology Division
Washington, D.C. 20234

Dr. Jay Harris
Program Director
Devices and Waves Program
National Science Foundation
1800 G Street
Washington, D.C. 20550

Los Alamos Scientific Laboratory
Attn: Reports Library
P. O. Box 1663
Los Alamos, New Mexico 87544

Dr. Dean Mitchell
Program Director
Solid-State Physics
Division of Materials Research
National Science Foundation
1800 G Street
Washington, D.C. 20550

Mr. F. C. Schwenk, RD-T
National Aeronautics and Space
Administration
Washington, D.C. 20546

M. Zane Thornton
Deputy Director, Institute for
Computer Sciences and Technology
National Bureau of Standards
Washington, D.C. 20234

Director
Stanford Electronics Laboratories
Stanford University
Stanford, California 94305

Nongovernment Agencies

Director
Columbia Radiation Laboratory
Columbia University
538 West 120th Street
New York, New York 10027

Officer in Charge
Carderock Laboratory
Code 18, G. H. Gleissner
David Taylor Naval Ship Research
and Development Center
Bethesda, Maryland 20084

Director
Coordinated Science Laboratory
University of Illinois
Urbana, Illinois 61801

Dr. Roy F. Potter
3868 Talbot Street
San Diego, California 92106

Director of Laboratories
Division of Engineering and
Applied Physics
Harvard University
Pierce Hall
Cambridge, Massachusetts 02138

Director
Electronics Research Center
The University of Texas
Engineering-Science Bldg. 112
Austin, Texas 78712

Director
Electronics Research Laboratory
University of California
Berkeley, California 94720

Director
Electronics Sciences Laboratory
University of Southern California
Los Angeles, California 90007

Director
Microwave Research Institute
Polytechnic Institute of New York
333 Jay Street
Brooklyn, New York 11201

Director
Research Laboratory of Electronics
Massachusetts Institute of Technology
Cambridge, Massachusetts 02139