

AD-A064 624

TRW INC LAWDALE CALIF SEMICONDUCTOR DIV
MONOLITHIC 20W 2GHZ TRANSISTOR AND 5W 46HZ TRANSISTOR.(U)
OCT 78 G SCHREYER

F/6 9/1

UNCLASSIFIED

DAAB07-77-C-0431

NL

1 OF 1
AD
A064624



END
DATE
FILMED
4-79
DDC

LEVEL

A059 232

12

ADA064624

MONOLITHIC 20W 2GHz TRANSISTOR AND
MONOLITHIC 5W 4GHz TRANSISTOR

QUARTERLY REPORT NO. 5

14 JUNE 1978 - 13 SEPTEMBER 1978

CONTRACT No. DAAB07-77-C-0431

DDC FILE COPY

PREPARED FOR:

DEPARTMENT OF THE ARMY
US ARMY COMMUNICATIONS AND
ELECTRONICS MATERIEL READINESS COMMAND
FORT MONMOUTH, NEW JERSEY 07703

DDC
RECEIVED
FEB 14 1979
C

TRW SEMICONDUCTORS
DIVISION OF TRW INC.
14520 AVIATION BOULEVARD
LAWDALE, CALIFORNIA 90260

APPROVED FOR PUBLIC RELEASE. DISTRIBUTION UNLIMITED.

79 02 12 011

Disclaimer

The findings in this report are not to be construed as an official Department of the Army position, unless so designated by other authorized documents.

Disposition

Destroy this report when it is no longer needed. Do not return it to the originator.

Acknowledgement Statement

This project has been accomplished as part of the U. S. Army (Manufacturing and Technology) Program, which has as its objective the timely establishment of manufacturing processes, techniques or equipment to insure the efficient production of current or future defense programs.

Unclassified

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER DAAB07-77-C-0431	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) 6 MONOLITHIC 20W 2GHz TRANSISTOR AND 5W 4GHz TRANSISTOR	9	4. TYPE OF REPORT & PERIOD COVERED QUARTERLY REPORT, NO. 5 14 June 1978 - 13 Sep 1978
7. AUTHOR(s) 10 George Schreyer	15	6. PERFORMING ORG. REPORT NUMBER
9. PERFORMING ORGANIZATION NAME AND ADDRESS TRW Inc., Semiconductor Division 14520 Aviation Blvd. Lawndale, Calif. 90260		8. CONTRACT OR GRANT NUMBER(s) DAAB07-77-C-0431
11. CONTROLLING OFFICE NAME AND ADDRESS Department of the Army US Army Communications and Electronics Material Readiness Command Fort Monmouth, New Jersey 07703	11	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 2779811
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) DCASMA, Los Angeles 9920 S. La Cienega Blvd. Inglewood, Calif. 90301	12 34p	12. REPORT DATE October 1978 13. NUMBER OF PAGES 29
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release. Distribution unlimited.		15. SECURITY CLASS. (of this report) Unclassified 15a. DECLASSIFICATION/DOWNGRADING SCHEDULE
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Pin Epi V-groove Edge Crown Buffered Epi Via		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) Two metallization processes were developed for metallization of the deep V-grooves used as vias. These processes are being implemented on several lots of L-10 devices. A shipment of engineering samples of Type A and Type B devices was made to ERADCOM during this quarter.		354 550 - Lu


DD FORM 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE

Unclassified

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

79 02 12 011

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)



SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

TABLE OF CONTENTS

	<u>Page No.</u>
SECTION I. INTRODUCTION.....	1
SECTION II. TECHNICAL WORK THIS QUARTER.....	3
2.1 Introduction.....	3
2.2 Pre-Via Process.....	3
2.3 Post-Via Process.....	5
2.3.1 Passivation.....	6
2.3.2 Ohmic Contacts.....	7
2.4 L-10 Status.....	8
2.5 Engineering Test Samples.....	8
Test Report.....	9
SECTION III CONCLUSIONS.....	23
3.1 Conclusions.....	23
SECTION IV. EFFORT FOR THE NEXT PERIOD.....	25
4.1 L-10.....	25
4.2 4GHz.....	25
SECTION V. PUBLICATIONS, REPORTS, AND CONFERENCES...	27
SECTION VI. IDENTIFICATION OF PERSONNEL.....	29

ACCESSION for	
NTIS	<input checked="" type="checkbox"/>
DDC	<input type="checkbox"/>
...	<input type="checkbox"/>
...	<input type="checkbox"/>
BY	
DISTRIBUTION/AVAILABILITY CODES	
...	...
A	

SECTION I
INTRODUCTION

During this period of work, significant progress was made toward the solution of the critical processing problem of via formation for the monolithic Type A device. Two processes for formation of the ground via were developed and readied for implementation.

The first shipment of engineering samples was delivered to ERADCOM during this period. Test data for the shipment is included in this report.

The present work is in the stage of developing the active transistor elements with isolation and integral ground connection. Following the development of the monolithic transistor, the program will go to the pilot production phase, followed by the production feasibility demonstration.

No printing on this page.

SECTION II
TECHNICAL WORK THIS QUARTER

2.1 INTRODUCTION

The post-via and pre-via processes were finalized during this period. All work was done on dummy wafers so as not to ruin nearly completed wafers during process development.

For the purposes of definition, in the pre-via process the via is etched prior to finger metallization, and in the post-via process the via is etched after finger metallization.

2.2 PRE-VIA PROCESS

When the deep (3.5 mil) V-groove used for the via is etched prior to finger metallization, normal photoresist processing for the definition of the fine finger geometry ($\sim 2\mu$) becomes impossible. Normal photoresist processing involves spin coating of the photoresist onto the wafer. However, the spin process requires a planar wafer surface to provide the very important uniform thickness coat of photoresist. The deep via disrupts the planar surface and prevents the application of a uniform photoresist coating unless special precautions are taken.

The pre-via process sequence is desirable due to the fact that the via is etched and open during platinum deposition and conversion so that ohmic contact regions are formed in the via

and active transistor contact regions simultaneously. A normal one-layer metallization process is adequate to complete the active device if desired, although two-layer metal may still be used for other reasons such as feeder bar build-up. However, the two-layer metal plate-up still requires only one sputter deposition of the refractory metallization and background gold.

Several months of effort were expended on attempting to apply a thin, controlled, and uniform coating of photoresist. Many different photoresist compositions and coating methods, such as spin-on, spray-on and roll-on, were tried with only marginal success. The conclusions at the end of this effort were that the surface of the wafer must be planar, and there was no way around that fact.

One method of obtaining a planar surface was to etch the via later; however, there were other serious problems with that approach, as described later in Section 2.3. Another method of obtaining a planar surface was to backfill the via with some compound after it had been etched and the ohmic contacts were formed. The material used to backfill the via would be present only during the normal spin-on of the normal metallization photoresist and would be removed before plate-up. The material chosen was a high viscosity positive photoresist which was applied by flooding the wafer and baked on without a spin. The photoresist covering all areas of the wafer except the vias is exposed and

developed off, leaving the via filled to the surface with acceptable planarity. Then the normal metallization negative photoresist could be spun-on as normal. Some problems were encountered in hard baking the backfill in that the photoresist filling the via would crack or actually pop out of the via; however, this problem was solved by optimization of the baking technique. The negative metallization could be exposed as normal and then developed. The particular negative photoresist developer used is also an effective positive photoresist stripper, so that during the development of the negative photoresist the positive photoresist backfill is completely removed. The wafer could then proceed to metal plate-up as normal.

If a second level metallization is used, normal spin-on photoresist processes are adequate due to the fact that the second metal pattern definition is of gross geometry and far enough away from the vias so that photoresist difficulties are not a problem.

2.3 POST-VIA PROCESS

The alternative approach to ground via fabrication is the post-via process. In this process, the via is etched after the ohmic contacts and finger metallization are formed so that planarity is not a problem. However, since the via is etched after the formation of ohmic contacts on the transistor, an additional low temperature ohmic contact for the via must be formed. The

maximum temperature of contact formation is limited to 400°C so that the previously defined metallization will not be disturbed. Also, a pinhole free passivation and masking layer must be used over the regions which do not receive the V-groove etch to prevent etching in undesired areas. This passivation must stick to silicon, SiO₂, and gold and must conformally coat over large steps and slight re-entrant angles, must hold up against hydrazine at 100°C, and must be deposited at less than 400°C. The ohmic contact and passivation schemes will be discussed in the next section.

2.3.1 Passivation

The passivation issue has been a major problem. Many different passivants were tried and most failed at least one of the necessary criteria.

Photoresist won't hold up to hydrazine. Silox doesn't adhere well to gold and tends to crack when deposited over large metal areas such as feeder bars. Ethyl silicate cannot be deposited at a low enough temperature.

Plasma deposited silicon nitride (Si₃N₄) appears to work fairly well. It will hold up to hydrazine, sticks to gold, can be deposited at 300°C, and it forms a conformal coat due to the very short mean free path of particles in the plasma. We have been using outside vendors to deposit the Si₃N₄ until our

own plasma system is installed, so control of the process is difficult; however, acceptable films have been obtained. The silicon nitride layer is deposited over the metallized wafers and then the areas to be V grooved are opened and etched. The silicon nitride is then opened again to expose the feeder bar areas to be plated up, and the wafers are transferred to second layer metallization.

The remaining silicon nitride forms the final device passivation.

2.3.2 Ohmic Contacts

An ohmic contact must be used in the via to prevent rectifying metal-semiconductor junctions and to provide the lowest possible contact resistance. Platinum is normally used as the contact metal but is not useful in this application, as the 400°C temperature limit will not allow proper conversion to PtSi.

The first lot of L-10 devices had no special ohmic contact at all, TiW was the only contact metal. The contacts obtained were ohmic but had 30 times the desired resistance.

Aluminum has been employed as the ohmic contact metal with good results on test vias. The aluminum is sputtered onto the wafer and is removed everywhere except in the via. Then the

refractory metallization for the second layer metallization is sputtered on, and the second level metallization is plated up in the via and wherever else it is necessary.

2.4 L-10 STATUS

One lot each of L-10 devices was run through the pre-via and post-via process. Both failed due to an unrelated metal adhesion problem caused by a contaminated plating bath. The lots were stripped and will be re-metallized.

2.5 ENGINEERING TEST SAMPLES

Fifteen each Type A and Type B devices were shipped to ERADCOM during this quarter. The test report for these devices is included for reference in this report.

Universal Report No. _____ Originator's Report No. 77-0431
Revision _____

REPORT OF TEST ON: Engineering Samples - 1st Submission
Type A and Type B

TEST PERFORMED BY:

George Schray
George Schray

TEST AUTHORIZED BY:

F. O. Meyer
Fred Meyer

Contract No. DAAB07-77-C-0431

July 21, 1978

Report Written By: George Schray
Technician: George Schray
Test Engineer: George Schray
Supervisor: B. J. [Signature]

TABLE OF CONTENTS

	<u>Page No.</u>
Abstract.....	1
Type A Devices.....	1
Type B Testing.....	1
Summary.....	2
SB-4000 RF Tests.....	7
SB-4000 dc Tests.....	8
L-10 dc Tests.....	9
L-10 RF Tests.....	10

LIST OF ILLUSTRATIONS

	<u>Page No.</u>
Figure 1. S-Band Test Station.....	3
Figure 2. L-10 Device.....	4
Figure 3. 4GHz Test Vehicle.....	5
Figure 4. Drawing of Test Setup for 4GHz Tests..	6

GENERAL REPORT SUMMARY SHEET

3. TITLE (INCLUDES SUPPLEMENTARY REPORT NO.)		4. PROGRAM OR REPORT NUMBER	
4. SUMMARY REPORT TITLE Engineering Samples-1st Submission Type A and Type B		5. ORGANIZATION REPORT NO. 77-0431	6. TEST TYPE (IC)
7. THIS TEST (SUPERSEDES SUPPLEMENTARY REPORT NO.)			
8. OUTLINE, TABLE OF CONTENTS, SUMMARY, OR EQUIVALENT DESCRIPTION <u>ABSTRACT</u> <p>This report presents the test data for 15 type A and 15 type B devices. These devices were assembled from the best available lots at the date of testing.</p> <p><u>TYPE A DEVICES</u></p> <p>The type A devices are a single cell of the L-10 design. The chip was mounted directly to a copper flange for testing, as shown in Figure 2.</p> <p>DC data was taken on 29 devices, 15 of which passed dc test. The data for the passed devices is shown on page 9.</p> <p>RF testing was done in the station diagrammed on page 3 at 2.0GHz in the CW mode.</p> <p>Two levels of power were measured, maximum saturated power and gain and efficiency were recorded, and gain and efficiency at 5 watts output were recorded. No devices failed during RF testing. Data is shown on pages 10 and 11.</p> <p><u>TYPE B TESTING</u></p> <p>15 type B devices, Figure 3, were assembled in a BeO package and tested.</p> <p>DC data was recorded on all devices and is shown on page 8. None failed dc test.</p> <p>RF data was recorded at 4GHz in the CW mode in the test station diagrammed on page 6 at a saturating drive level of</p>			
9. POWER		10. INSTRUMENTS	

REPRODUCTION OR DISPLAY OF THIS MATERIAL FOR SALES OR PUBLICITY PURPOSES IS PROHIBITED

GENERAL REPORT SUMMARY SHEET

1. PROJECT OR DESIGN TITLE		3. TEST REPORT NO.	
2. SUBMITTER REPORT NO.		4. TEST REPORT NO.	
5. OTHER REPORT TITLE		6. TEST REPORT NO.	
Engineering Samples-1st Submission Type A and Type B		77-0431	
7. THIS TEST (IMPROVED) (SUPPLEMENT) REPORT NO.			
8. OUTLINE, TABLE OF CONTENTS, SUMMARY, OR EQUIVALENT DESCRIPTION			
<p>300mw. Power output and efficiency are shown on page 7. None failed RF testing. No tuning was done on any type B device after initial fixture adjustment.</p> <p><u>SUMMARY</u></p> <p>The type A devices have poor RF performance as described in Quarterly Reports No. 3 and 4.</p> <p>The type B devices have excellent RF performance and excellent yield.</p>			
9. DATED		10. INSTRUMENT	

REPRODUCTION OR DISPLAY OF THIS MATERIAL FOR SALES OR PUBLICITY PURPOSES IS PROHIBITED




Figure 2. L-10 Device




Figure 3. 4GHz Test Vehicle

GENERAL REPORT SUMMARY SHEET

1. PROGRAM OR REPORT TITLE		2. REPORT NUMBER			
Engineering Samples-1st Submission Type A and Type B		77-0431			
3. TEST NUMBER (SUPPLEMENTARY REPORT #)		4. TEST TYPE, INC.			
		SB-4000 RF Tests			
5. OUTLINE, TABLE OF CONTENTS, SUMMARY, OR EQUIVALENT DESCRIPTION					
SB-4000 RF TESTS					
V _{CC} = 24V f = 4.0GHz					
#	P _O W	P _{in} W	I _c A	Gain dB	η _c %
1	1.6	.3	.199	7.3	33.5
2	1.62	.3	.206	7.3	32.8
3	1.5	.3	.202	7.0	30.9
4	1.66	.3	.202	7.4	34.2
5	1.75	.3	.213	7.7	34.2
6	1.64	.3	.214	7.4	34.1
7	1.66	.3	.202	7.4	34.2
8	1.75	.3	.203	7.7	35.9
9	1.72	.3	.210	7.6	34.1
10	1.66	.3	.206	7.4	34.1
11	1.75	.3	.206	7.7	35.4
12	1.78	.3	.207	7.7	35.8
13	1.68	.3	.196	7.5	35.7
14	1.64	.3	.210	7.4	32.5
15	1.63	.3	.195	7.4	34.8

REPRODUCTION OR DISPLAY OF THIS MATERIAL FOR SALES OR PUBLICITY PURPOSES IS PROHIBITED

GENERAL REPORT SUMMARY SHEET

3. COMPANY/PLANT NAME PER CAPSULE CODE		1. PROGRAM OR REPORT TITLE				
4. ORIGINATOR REPORT TITLE		1. ORIGINATOR REPORT NO.				
Engineering Samples-1st Submission		77-0431				
Type A and Type B		A. TEST TYPE INC.				
		SB-4000 dc Tests				
7. THIS TEST IS PERFORMED IN COMPLIANCE WITH REPORT NO.						
8. OUTLINE, TABLE OF CONTENTS, SUMMARY, OR EQUIVALENT DESCRIPTION						
SB-4000 dc TESTS						
#	h_{fe} 5V@100mA	BV _{ceo} @10mA	BV _{ces} @10mA	BV _{cbo} @10mA	BV _{ebo} @10mA	R _e Ω
1	16	24	42	46	5	1.81
2	17	24	42	47	5	1.83
3	16	24	42	46	5	1.90
4	16	24	43	47	5	1.84
5	20	22	42	47	5	1.80
6	17	25	41	46	5	1.77
7	17	24	42	46	5	1.75
8	17	24	42	47	5	1.71
9	20	23	42	47	5	1.66
10	17	24	42	46	5	1.78
11	20	23	42	46	5	1.68
12	20	23	42	46	5	1.71
13	17	23	42	46	5	1.72
14	16	24	43	46	5	1.77
15	16	24	43	47	5	1.78

REPRODUCTION OR DISPLAY OF THIS MATERIAL FOR SALES OR PUBLICITY PURPOSES IS PROHIBITED

GENERAL REPORT SUMMARY SHEET

1. CONTRACT/ORDER NUMBER (SEE DRAWING SPEC)		2. ADDRESS OF REPORT WRITER		
3. COMMERCIAL/DEFENSE REPORT TITLE		4. COMMERCIAL/DEFENSE REPORT NO.		
Engineering Samples-1st Submission Type A and Type B		77-0431		
7. THIS TEST (SUPERSEDES / SUPPLEMENTS REPORT NO.)		8. TEST TITLE		
		L-10 dc Tests		
9. OUTLINE, TABLE OF CONTENTS, SUMMARY, OR EQUIVALENT DESCRIPTION				
L-10 dc TESTS				
S/N	h_{fe} 5V@100mA	BV _{ces} @10mA	BV _{cbo} @10mA	BV _{ebo} @10mA
7	60	37	38	5
8	60	41	42	5.6
10	55	42	42	5.1
12	60	42	42	5.1
14	60	42	42	5.4
15	60	32	33	5.0
18	60	42	42	5.6
20	60	42	42	5.7
21	60	30	31	4.4
23	60	35	36	5.1
24	60	42	42	5.6
26	50	29	33	4.9
27	60	39	40	5.2
28	60	40	42	5.8
29	50	42	43	5.7

REPRODUCTION OR DISPLAY OF THIS MATERIAL FOR SALES OR PUBLICITY PURPOSES IS PROHIBITED

GENERAL REPORT SUMMARY SHEET

1. COMPONENT / PART NAME PER FEDERAC CODE		2. PROGRAM OR REPORT NUMBER				
3. SUBMITTER'S REPORT TITLE		4. SERVICE REPORT NUMBER				
Engineering Samples-1st Submission Type A and Type B		77-0431				
7. THIS TEST (SUPERSEDES SUPPLIER'S REPORT NO.)		8. TEST TYPE, ETC.				
		L-10 RF Tests				
9. OUTLINE, TABLE OF CONTENTS, SUMMARY, OR EQUIVALENT DESCRIPTION:						
L-10 RF TESTS						
f=2.0GHz						
S/N	$\frac{P_o}{W}$	$\frac{P_{in}}{W}$	$\frac{I_c}{A}$	$\frac{V_{cc}}{V}$	Gain dB	μ_c %
7	5.8	6.4	1.27	20	-0.42	22.8
	5.0	4.4	1.06	20	1.05	23.6
8	6.4	6.0	1.32	20	0.28	24.2
	5.0	3.2	0.98	20	1.94	25.5
10	6.2	6.2	1.34	20	β	23.1
	5.0	3.5	1.02	20	1.55	24.5
12	5.0	5.2	1.16	20	-0.17	21.5
14	6.2	6.4	1.36	20	-0.14	22.8
	5.0	3.5	1.01	20	1.55	24.7
15	6.2	6.4	1.30	20	-0.19	23.8
	5.0	3.8	1.00	20	1.19	25.0
18	5.7	5.7	1.22	20	β	23.3
	5.0	4.0	1.02	20	0.97	24.5
20	5.2	6.4	1.28	20	-0.91	20.3
	5.0	5.6	1.20	20	-0.49	20.8
21	6.0	6.7	1.31	20	-0.48	22.9
	5.0	4.0	1.02	20	0.97	20.8
23	5.6	6.4	1.31	20	-0.58	21.8
	5.0	4.6	1.11	20	0.36	22.6
24	5.8	5.5	1.26	20	0.23	26.1
	5.0	3.7	1.04	20	1.31	24.1
26	6.6	6.6	1.34	20	β	24.6
	5.0	3.5	0.98	20	1.55	24.6
27	6.1	6.6	1.31	20	-0.34	23.8
	5.0	4.1	1.02	20	0.86	24.6

REPRODUCTION OR DISPLAY OF THIS MATERIAL FOR SALES OR PUBLICITY PURPOSES IS PROHIBITED

GENERAL REPORT SUMMARY SHEET

1. COMPONENT/PLANT NAME PER CLASSIFICATION		1. PROGRAM OR DESIGN TITLE		1		
4. ORIGINAL REPORT TITLE		1. ORIGINAL REPORT NO.		DATE REC'D. (YR.)		
Engineering Samples-1st Submission Type A and Type B		77-0431		TEST ORGAN.		
7. THIS TEST (SUPERSEDES SUPPLEMENT) REPORT NO.		4. TEST TITLE ETC.		TEST ORGAN.		
		L-10 RF Tests (continued)				
8. OUTLINE, TABLE OF CONTENTS, SUMMARY, OR EQUIVALENT DESCRIPTION						
L-10 RF TESTS (Continued)						
S/N	P_o	P_{in}	I_c	V_{cc}	Gain	u_c
28	6.2	7.2	1.38	20	-0.65	22.5
	5.0	3.9	1.02	20	1.08	24.5
29	5.9	6.8	1.30	20	-0.62	22.7
	5.0	4.3	1.04	20	0.65	24.0
9. INDEX 10. DISTRIBUTION 11. DOCUMENTATION						

REPRODUCTION OR DISPLAY OF THIS MATERIAL FOR SALES OR PUBLICITY PURPOSES IS PROHIBITED

SECTION III
CONCLUSIONS

3.1 CONCLUSIONS

Two via processes were developed during this period of work. Both processes appear to provide a way to directly connect the bases of the isolated devices to ground without disrupting the active devices themselves. Both processes are acceptable from a manufacturing point of view.

Metallization process problems not associated with any of the special metallization requirements of the monolithic devices have prevented actual application and testing of either process. As of the close of this quarter, the metallization problem appears to have been solved, and L-10 devices will be metallized by both via process as soon as possible.

No printing on this page.

SECTION IV
EFFORT FOR THE NEXT PERIOD

4.1 L-10

Work for the next period will be to process further lots of L-10 devices and further develop the manufacturing techniques necessary to produce acceptable performance at 2.0GHz. Circuit development will be done on L-10 devices to optimize a monolithic shunt inductor to be fabricated on the same chip as an L-10 device.

4.2 4GHz

The design process will begin on a 5W 4GHz isolated device. However, some performance and manufacturing data will be required from the L-10 before the 4GHz design can be finalized.

A-059-236

No printing on this page.

SECTION V PUBLICATIONS, REPORTS, AND CONFERENCES

There were no publications during this quarter.

The following program review conferences were held during this quarter.

July 24, 1978 Program Review at Harry Diamond Lab

Government Personnel: Mr. Horst Gerlach

TRW Semi. Personnel: Bernie Lindgren
Alan Harrington
George Schreyer

August 22/23, 1978 Program Review at Lawndale, Calif.

Government Personnel: Mr. Konrad Fischer

TRW Semi. Personnel: Bernie Lindgren
Alan Harrington
George Schreyer

Monthly Report Nos. 13, 14, 15 were submitted during this reporting period.

No printing on this page.

SECTION VI IDENTIFICATION OF PERSONNEL

	<u>Hours</u>
Joseph Courier	150
Alan Harrington	325
Robert Jenkins	318
Bernie Lindgren	85
James Scheppele	135
George Schreyer	50
George Skelly	152
Frank Bartel	150
Harold Bjornson	137
Dorothy May	76
Norman Nissen	143
Eugenia Nunez	126
Lois Reed	73
Stephanie Wesche	74
William Imhauser	315
Ken Kam	24
Chet Winham	83
Antonio Morawski	100
Anne Bayard	140
Arthur Durschlag	144
Carl Bridges	139
Ruth Moore	32
Robert Etchells	88
Paul Sanders	65
Kim Tarrant	52
Donald Stauder	50
Andrew Marchette	137
Evelyn Jeffers	43
C. Delgado	16

DISTRIBUTION LIST

Commander Defense Documentation Center ATTN: DDC-TCA Cameron Station, Building 5 Alexandria, VA 22314	12	Commander US Army Research Office ATTN: DRXRO-IP P. O. Box 12211 Research TRIangle Park North Carolina 27709	1
Commander US Army Material Development and Readiness Command ATTN: DRCDD-RS-PE-E, DRCRE-D 5001 Eisenhower Avenue Alexandria, VA 22333	-2	Commander US Army Electronics Command ATTN: DRSEL-RD-PC Fort Monmouth, N. J. 07703	2
Office of Defense Research & Engineering Communications and Electronics Room 3D1037 Washington, DC 20330	1	Commander US Army Missile Command Redstone Scientific Info. Center ATTN: Chief, Document Section Redstone Arsenal, AL 35809	1
Director US Army Production Equipment Agency ATTN: Mr. C. McBurney Rock Island Arsenal Rock Island, IL 61201	1	US Army Missile Command ATTN: DRSMI-RGP (Mr. Victor Ruwe) Redstone Arsenal, AL 35805	1
Department of Defense Deputy for Sciency & Technology Ofc Assist Sec Army (R&D) Washington, DC 20310	1	Commander Harry Diamond Laboratories ATTN: Mr. Horst Gerlach (DRXDO-RAA) 2800 Powder Mill Road Adelphia, MD 20783	1
Advisory Group on Electron Devices 201 Varick Street, 9th Floor New York, NY 10014	2	Director Electronic Components Laboratory ATTN: DRSEL-TL-IC Fort Monmouth, NJ 07703	2
Chief, Research & Development ATTN: Director of Developments Department of the Army Washington, DC 20310	1	Commander Naval Electronics Laboratory Center ATTN: Library San Diego, CA 92152	1
Director Electronic Components Laboratory ATTN: DRSEL-TL-IJ Fort Monmouth, NJ 07703	1		

DISTRIBUTION LIST CON'T.

Commander Department of the NAVY, ELEX 05143A Attn: A. H. Young Electronics System Command Washington, DC 20360	1	AFAL(AVTA) Electronic Technology Division ATTN: Mr. Robert D. Larson, Chief Advanced Electronics Devices Branch Wright-Patterson Air Force Base Dayton, Ohio 45433	1
Chief Naval Ship Systems Command Department of the Navy Attn: Code 681A2b, Mr. L. Gumina Room 3329 Washington, D. C.	1	NASA Scientific & Tech Information Facility P. O. Box 8757 Baltimore/Washington Int'l Airport National Aeronautics & Space Administration	2 1
Commander US Naval Air Development Center Attn: Library Johnsville, Warminster, PA 18974	2	George C. Marshall Space Flight Center Attn: R-QUAL-FP (Mr. Leon C. Hamiter) Huntsville, AL 35812	1
Commander Naval Ocean Systems Command Attn: Mr. Richard Gamble San Diego, CA 92152	1	NSSA-Manned Space Craft Center Reliability and Flight Safety Division Attn: Library Houston, TX	1
Commander Air Research & Development Command Attn: RDTCT Andrews Air Force Base Washington, D. C.	1	Alpha Industries, Inc. 20 Sylvan Road Woburn, MA 01801 Avantek	1 1
Commander Rome Air Development Center Griffiss Air Force Base Attn: (EMERR) Mr. L. Gubbins Rome, Nc 13440	1	Attn: Mr. Thielan 3001 Copper Road Santa Clara, CA 95051 Amelco Semiconductor P. O. Box 1030 Mountain View, CA 94042	1 1
Commander Air Force Materials Laboratory Attn: MATE (Ms. E. Torrance) Electronic Branch Wright-Patterson Air Force Base Dayton, Ohio 45433	1	Bell Laboratories Whippany Road Attn: Tech. Reports Center WH5E-227 Shippany, NJ 07981	1
Commander Rome Air Development Center Griffiss Air Force Base Attn: (EMERR) Mr. R. C. Hilow Rome NY 13440	1		

DISTRIBUTION LIST CON'T.

General Instrument Corp. Semiconductor Products Group 600 West John Street Hicksville, Long Island, NY 11802	1	IBM Components Division Attn: Mr. Al Kran East Fishkill, Rt. 52 Hopewell Junction, NY 12533	1
Hughes Aircraft Corporation Attn: Dr. Bruce Grammer 3100 West Lmita Boulevard Torrance, CA 90509	1	KSC Semiconductor Corp. Attn: Mr. S. Cudletz, President KSC Way (Katrina Road) Chelmsford, MA 01824	1
Hughes Aircraft Corp. Attn: Mr. D. Hartman Bldg. 100 MSA788 P. O. Box 90515 Los Angeles, CA 90009	1	Arthur D. Little Acorn Park Attn: Dr. H. Rudenberg 15/206 Cambridge, MA02140	1
Hughes Aircraft Company Micro-Electronics Laboratory 500 Superior Avenue Newport Beach, CA 92663	1	Motorola Inc. Attn: Mr. J. LaRue 5005 East McDowell Road Phoenix, AZ 85008	1
Honeywell, Inc. Semiconductor Products 2747 Fourth Ave. Minneapolis, MN 55408	1	Dr. Robert H. Rediker Massachusetts Institute of Tech. Building 13-3050 Cambridge, MA 02139	1
Harris Semiconductor Melborne, Fl	1	Microwave Associates Attn: Dr. F. Brand Burlington, MA 01803	2
Reliability Analysis Center RADC (RBRAC) Griffiss AFB, NY 13441 Attn: RBRAC/I L. Krulac	1	Northrop Research and Tech. Center Attn: Library One Research Park Palos Verdes Peninsula, CA 90274	1
		Rockwell International Collins Radio Group Attn: Dr. Cheng Wen MS 406-246 Dallas, TX 75207	1
		Rockwell International Corporation Science Center Thousand Oaks, CA	1

DISTRIBUTION LIST CON'T.

Raytheon Company
Semiconductor Operation
Attn: Mr. S. Weinsner
350 Ellis Street
Mountain View, CA 94040

Raytheon Company
Attn: Dr. S. F. Paik
130 Second Avenue
Waltham, MA 02154

RCA
Attn: Dr. R. Glichsman
Route 202
Somerville, NJ 08876

Sanders Associates, Inc.
Attn: Microwave Department
95 Canal Street
Nashua, NH 03060

1 Texas Instruments 1
P. O. Box 5936, MS 105
Dallas, TX 75222
Attn: Technical Reports Service
Varian Associates 1
1 Solid State West
Attn: F. E. Rosztoczy
611 Hansen Way
Palo Alto, CA 94303

1