Microcomputer Array Processor.

Abstract

The objective of this work was to design, fabricate, and bench test a feasibility model of an EW computer architecture based on utilizing multiple microprocessors in a multiprocessor system. The developed model consists of four microprocessors integrated into a tightly coupled nearly symmetrical structure exhibiting a master-slave relationship among its processors. Each microprocessor is composed of a 32-bit CPU and a dedicated local program memory. The function of the multiprocessor is to sort pulse trains based on digital pulse intercepts collected by a wide-open channelized receiver. Once the multiprocessor determines the PRI of an emitter, all emitter parameters are passed to a preprocessor which is inserted in the data stream between the receiver and the multiprocessor. The function of the preprocessor is to remove from the data stream all pulses from emitters identified by the multiprocessor. The feasibility model preprocessor can accept a peak receiver output pulse rate of 340,000 pulses per second.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Oct 01, 1978
Accession Number
ADA070848

Entities

People

  • F. C. Carty
  • M. H. Diehl
  • R. A. Hujar
  • R. H. Ries

Organizations

  • Goodyear Aerospace

Tags

Communities of Interest

  • Air Platforms
  • C4I
  • Energy and Power Technologies
  • Materials and Manufacturing Processes
  • Space

DTIC Thesaurus Topics

  • Access Time
  • Assembly Languages
  • Circuit Boards
  • Computer Architecture
  • Computer Programming
  • Computers
  • Computing System Architectures
  • Data Processing
  • Data Sets
  • Integrated Circuits
  • Language
  • Large Scale Integration
  • Operating Systems
  • Plastic Explosives
  • Printed Circuit Boards
  • Printed Circuits
  • Test Equipment

Readers

  • Computer Engineering
  • Integrated Circuit Design and Technology.
  • Radar Systems Engineering.