

AD-A077 655

HUGHES RESEARCH LABS MALIBU CA
ELECTRONIC PROCESSES IN INP AND RELATED COMPOUNDS. (U)
JUL 79 K V VAIDYANATHAN , C L ANDERSON


F/G 20/2

N00019-79-C-0082

NL

UNCLASSIFIED

| OF |
ADA
077855



END
DATE
FILMED
1-80
DDC

END
DATE
FILMED

1-80

DDC

APPROVED FOR PUBLIC RELEASE
DISTRIBUTION UNLIMITED

18

AD A 077655

ELECTRONIC PROCESSES IN InP AND RELATED COMPOUNDS

LEVEL II

12

K. V. Vaidyanathan, C. L. Anderson, D. E. Holmes, and G. S. Kamath

Hughes Research Laboratories
3011 Malibu Canyon Road
Malibu, CA 90265

July 1979

Contract N00019-79-C-0082

Final Report

For period 8 November 1978 through 7 March 1979

DDC
RECEIVED
DEC 5 1979
E

DDC FILE COPY

Sponsored by
DEPARTMENT OF THE NAVY
Naval Air Systems Command
Washington, D. C. 20361

79 12 3 030

APPROVED FOR PUBLIC RELEASE
DISTRIBUTION UNLIMITED

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) ELECTRONIC PROCESSES IN InP AND RELATED COMPOUNDS.		5. TYPE OF REPORT & PERIOD COVERED Final Report. 8 Nov 1978 - 7 Mar 1979.
7. AUTHOR(s) K.V. Vaidyanathan, C.L. Anderson, D.E. Holmes, and G.S. Kamath		6. PERFORMING ORG. REPORT NUMBER
9. PERFORMING ORGANIZATION NAME AND ADDRESS Hughes Research Laboratories 3011 Malibu Canyon Road Malibu, California 90265		8. CONTRACT OR GRANT NUMBER(s) N00019-79-C-0082
11. CONTROLLING OFFICE NAME AND ADDRESS Department of the Navy Naval Air Systems Command Washington, D.C. 20361		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 12 25
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)		12. REPORT DATE July 1979
		13. NUMBER OF PAGES 25
16. DISTRIBUTION STATEMENT (of this Report)		15. SECURITY CLASS. (of this report) UNCLASSIFIED
APPROVED FOR PUBLIC RELEASE DISTRIBUTION UNLIMITED		15a. DECLASSIFICATION DOWNGRADING SCHEDULE
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Epitaxial growth of indium phosphide, Electrical and optical properties, InP epitaxial layers, Ion implantation doping of indium phosphide		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) The report describes liquid phase epitaxial growth of indium phosphide. The electrical and luminescence properties of such layers are discussed. Ion implantation doping and encapsulant-free annealing studies are discussed.		

TABLE OF CONTENTS

Section	Page
1 INTRODUCTION AND SUMMARY	3
2 EPITAXIAL GROWTH OF InP	4
3 ION IMPLANTATION STUDIES	11
4 DEVICE PROCESSING STUDIES	16
5 IONIZATION COEFFICIENT MEASUREMENTS	19
6 SUMMARY	22
REFERENCES	23

Accession For	
NTIS GRA&I	<input checked="" type="checkbox"/>
DDC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification _____	
By _____	
Distribution/ _____	
Availability Codes	
Dist	Avail and/or special
A	

SECTION 1

INTRODUCTION AND SUMMARY

This report discusses the technical progress achieved during a four-month study of electronic processes in InP and related compounds. Two areas were emphasized during this phase of the contract:

- Optical and electrical characterization of bulk and epi InP
- Investigation of doping of InP to form p-n junctions.

During the initial phase of this program, we evaluated the parameters that influence the liquid phase epitaxial (LPE) growth of InP layers. Using internal funds, we have also made preliminary ion implantation doping studies and established that our melt controlled ambient technique (MCAT) can be successfully used to anneal the implant damage and to electrically activate the implanted impurities. Some implanted samples have also been annealed with a pulsed electron beam (E beam). Our initial results indicate that the electron fluence used in these studies was too high, thus resulting in considerable loss of phosphorus. More detailed studies of E-beam annealing of ion-implanted InP are presently underway.

During the second phase of the program, we propose to investigate the ion implantation doping of InP and InGaAsP materials and to perform ionization rate measurements as soon as suitable device structures become available.

SECTION 2

EPITAXIAL GROWTH OF InP

High purity InP and quaternary $\text{In}_{(1-x)}\text{Ga}_x\text{As}_y\text{P}_{(1-y)}$ layers can be grown by LPE.¹⁻⁴ Two variations of the LPE technique are commonly used: the slide-bar technique using small solutions (the limited melt technique) and the dipping technique using larger solutions (the infinite solution technique). The slide-bar technique has the disadvantage that severe melt depletion effects occur after a few layers have been grown. This reduces the number of layers with reproducible properties that can be grown from a single melt. This especially may be a problem in the growth of quaternary layers. In contrast, the infinite solution technique, in principle, allows several hundred layers with reproducible properties to be grown from the same melt.

Hughes Research Laboratories (HRL) has developed a unique variation of the infinite solution growth technique. This variation, illustrated in Figure 1, consists basically of an all-quartz growth tube connected by a high-vacuum valve to a stainless-steel entry chamber. A saturated solution of the appropriate elements serves as the growth matrix. Once a specific solution has been prepared, it is kept in a palladium-purified hydrogen ambient. It can thus be maintained at or near the growth temperature in a controlled environment for months. During a long series of runs, all epitaxial growth operations (such as introducing substrates or adding dopants) are performed by passing these materials through an entry chamber, which can be independently evacuated and flushed with hydrogen before opening to the growth tube. It is thus possible to maintain a high-purity solution for a period of months. The growth ambient can also be conveniently changed while all other variables are kept under control. This capability is extremely advantageous in growing high-purity InP layers and is discussed in detail later in this section.

Table 1 shows the results obtained from several typical epitaxial layers. The high mobilities observed are indicative of the purity of the epitaxial layers. Figure 2 shows the variation in doping




Figure 1. Liquid phase epitaxial growth system.

concentration as a function of distance into the epitaxial layer at various points over a large Sn-doped wafer (1 x 1-1/4 in., shown in inset). This represents the doping homogeneity that can be obtained in layers grown by the infinite solution system.

The performance of optoelectronic devices depends critically on the ability to grow uniform, thin, homogeneous and dislocation-free epitaxial layers. Also, in devices involving heterojunctions, it is necessary to reduce defects at the interface. To satisfy all these requirements, the surfaces must see a uniform growth ambient (a chemically homogeneous growth matrix and uniform temperature over the growth surface), and the layers must be grown slowly enough to permit near-equilibrium conditions to be established at the growth interface.

Table 1. Characteristics of Several Typical Epitaxial Layers

Material	Layer No.	Layer Thickness, μm	Type	Carrier Concentration, cm^{-3}	Hall Mobility, $\text{cm}^2 \text{V}^{-1} \text{sec}^{-1}$
GaAs ^a	370	10	p (undoped)	2×10^{14}	420
GaAs ^a	126	7	n(Sn)	7×10^{15}	5900
GaAs ^a	211	1	n(Sn)	2×10^{16}	4800
GaAs ^b			n (undoped)	2×10^{15}	6620
Ga _{0.96} Al _{0.04} As	20	56	p (undoped)	9×10^{13}	319
Ga _{0.6} Al _{0.4} As	47	13	n(Sn)	8×10^{14}	1724
Ga _{0.3} Al _{0.7} As	80	5	p(Ge)	1.3×10^{18}	138
Ga _{0.94} In _{0.06} As	295	45	n (undoped)	5×10^{15}	5400

^a Layer grown with commercially available bulk GaAs as solute.

^b Layer grown with GaAs leached at $\sim 450^\circ\text{C}$ for several days prior to dissolution.





Figure 2. Epilayer doping concentration versus distance profiles at various points on the wafer shown in the inset.

We have developed a graphite sample holder assembly to house the substrate (Figure 3) that allows us to operate under such conditions. The substrate is introduced into the melt within the sample holder, and the whole assembly rotates in the melt until temperature equilibrium is fully established. This rotation further helps to ensure good mixing and homogeneity in the melt. By raising the graphite cover, the sample is exposed to the melt. Growth is stopped by (1) closing the cover; (2) raising the sample holder out of the solution; and (3) reopening the cover, at which point the solution trapped in the sample holder falls out. Note that at no time in the growth procedure does the surface of the sample pass through the meniscus on the solution. Furthermore, the cover of the sample holder does not wipe the melt from the sample. Using this technique, we have grown thin epitaxial layers with excellent surface morphology and reproducible electrical properties.



4107-10

Figure 3. Graphite slide-bar assembly.

Using the infinite solution growth technique, we have successfully grown high-purity InP epitaxial layers with carrier concentrations of $\sim 3 \times 10^{15} \text{ cm}^{-3}$ and room-temperature mobilities of $\sim 4000 \text{ cm}^2 \text{ V}^{-1} \text{ sec}^{-1}$. The surface morphology of these layers grown at 630°C is smooth. Extensive Hall-effect measurements have been made as a function of temperature. The data can be analyzed to yield values of donor concentration (N_D), acceptor concentration (N_A), and degree of compensation. Mobilities as high as $41,000 \text{ cm}^2 \text{ V}^{-1} \text{ sec}^{-1}$ at 77°K have been measured. The compensation ratio as determined from these measurements lies in the range of 0.5 to 0.6. This agrees very well with theoretical calculations.⁵

Low-temperature photoluminescence (PL) is very sensitive to the total impurity concentration in the sample. It is a relatively simple qualitative tool. The photoluminescence spectra obtained from two of our typical epitaxial layers are shown in Figure 4. Spectrum (a) was obtained from a layer that had a net impurity concentration of $8.5 \times 10^{16} \text{ cm}^{-3}$. The spectrum is dominated by emission bands at $\sim 1.419 \text{ eV}$ and $\sim 1.385 \text{ eV}$. The band at 1.419 eV consists of a doublet and is related to the band edge emission. As expected, the width of this emission band is relatively large. The 1.385 eV emission probably involves donors and acceptors. In contrast, spectrum (b) exhibits a much narrower band edge emission. The two peaks are also clearly defined, indicating that the material is of higher purity. The electrical measurements show that this sample has a net impurity concentration of $3.6 \times 10^{15} \text{ cm}^{-3}$. An interesting feature is the absence of the lower energy emission at 1.385 eV .

The combination of electrical and optical measurements shows that high-purity epitaxial layers can be reproducibly grown using the infinite solution growth technique. All the growth studies were performed using internal funds.





Figure 4. Photoluminescence spectra of InP.

SECTION 3

ION IMPLANTATION STUDIES

Ion implantation is a versatile method of introducing impurities in semiconductors. The technique allows controlled doping, both in terms of concentration and of the depth of the doped layer. However, the process introduces considerable lattice disorder, which must be annealed out to activate the impurities electrically. For most compound semiconductors, the temperature required for such an anneal is higher than its dissociation temperature. For instance, the required anneal temperature is between 800 and 900°C for GaAs and in excess of 550°C for InP. It is necessary to prevent the loss of the volatile group V component during annealing. For GaAs, this is usually achieved by encapsulating the sample with either SiO₂ or Si₃N₄ layers before they are annealed.

We have successfully annealed InP at 650°C with SiO₂ encapsulation, while other workers have used phosphosilicate glass (PSG) as an encapsulant.^{6,7} Using internal funds, we are presently establishing a system capable of depositing PSG layers for encapsulating InP and



The samples can also be annealed in a controlled ambient that prevents decomposition of the sample. We have developed a novel encapsulant-free annealing technique – called the melt controlled ambient technique (MCAT) – for annealing III-V compound semiconductors. The technique uses the infinite solution growth system described in Section 2. The saturated solution (or the melt) provides the required controlled ambient for annealing.

The experimental procedure consists of placing the samples to be annealed in a suitably conditioned, specially designed wafer holder and then immersing the holder in the solution at the required anneal temperature. Although the samples are not in physical contact with the solution, they are in vapor contact. The results obtained from MCAT, Se-implanted GaAs samples are shown in Figure 5.⁸ These studies, performed under an AFOSR contract, show that activation superior to any reported results can be achieved in GaAs. We have performed annealing studies (some under




Figure 5. Electrical properties of 250°C Se-implanted, MCAT-annealed GaAs.

this contract) of ion-implanted InP samples using the MCAT approach. The initial results (Table 3) have been highly encouraging. It is remarkable that considerable electrical activation has been observed even at an anneal temperature as low as 580°C. For comparison, the results obtained from samples encapsulated with SiO₂ and annealed at 650°C are also shown in Table 2. These results show that MCAT annealing can be extended to InP and possibly to the quaternary In_{1-x}Ga_xAs_yP_{1-y}.

An intense pulsed E beam can be used to anneal ion-implantation damage in Si and GaAs. We have performed E-beam annealing studies of ion-implanted GaAs and InP. The E beams used in these studies had a mean energy of 30 keV and were obtained by discharging cylindrical capacitors. These studies were performed at the Spire Corporation, Bedford, Massachusetts. The results obtained from GaAs samples are shown in Table 3.⁹ The E-beam fluence is roughly proportional to the charging voltage shown in the table. These results, especially for the $5 \times 10^{14} \text{ cm}^{-2}$ implanted samples, are far superior to any published data. The data from InP samples is, however, not so spectacular. For all the E-beam fluences used in the preliminary studies, considerable loss of phosphorus occurred, resulting in the formation of indium-rich surfaces. The surface morphology, however, was very good. More detailed investigations of E-beam annealing are necessary.

Table 2. Annealing of Ion-Implanted InP

Ion	Thermal Anneal (650°C) Si1ox Oxide			MCAT Anneal (570°C)		
	Sheet Resistivity, Ω/\square	Mobility, $\text{cm}^2 \text{V}^{-1} \text{sec}^{-1}$	Apparent Electrical Activation, %	Sheet Resistivity, Ω/\square	Mobility, $\text{cm}^2 \text{V}^{-1} \text{sec}^{-1}$	Apparent Electrical Activation, %
S	316 ± 24	921 ± 32	21.6	194	1239	26
Si	435 ± 6	1580 ± 50	9.1 ± 0.5	620 ± 10	1680 ± 10	6 ± 0.2
Sn	1680 ± 110	160 ± 50	25 ± 6	1230 ± 500	480 ± 10	13 ± 5

S: 120 keV, 10^{14} cm^{-2}
 Si: 120 keV, 10^{14} cm^{-2}
 Sn: 240 keV, 10^{14} cm^{-2}

6559

Table 3. Electrical Properties of E-beam-Annealed GaAs

Implanted Impurity	Dose, cm^{-2}	Charging Voltage, kV	Sheet Resistivity, Ω/\square	Hall Mobility, $\text{cm}^2 \text{V}^{-1} \text{sec}^{-1}$	Sheet Electron Concentration, cm^{-2}
Se	1×10^{14}	145	514	609	1.9×10^{13}
Se + Ga + As	1×10^{14} 5×10^{14} 5×10^{14}	155	481	887	1.46×10^{13}
Se	5×10^{14}	160	68	804	1.15×10^{14}
Se + Ga + As	5×10^{14} 5×10^{14} 5×10^{14}	155	67	647	1.45×10^{14}
Si	1×10^{14}	160	2612	575	4.16×10^{12}
Si + Ga + As	1×10^{14} 5×10^{14} 5×10^{14}	155	320	980	2.0×10^{13}
Si	5×10^{14}	175	89	940	7.5×10^{13}
Ga + As + Si	5×10^{14} 5×10^{14} 5×10^{14}	160	68	780	1.2×10^{14}

6679

SECTION 4

DEVICE PROCESSING STUDIES

In the fabrication of avalanche photodiodes, it is necessary to develop a suitable technology for forming either mesa-etched or planar-isolated p-n junctions. We have performed studies aimed at developing localized implantation doping and mesa etching capabilities in InP. The results are summarized in this section.

To form planar isolated p-n junctions, it is necessary to develop a masking scheme that will prevent ions from penetrating into unwanted regions. A photoresist mask, although simple to use, polymerizes when exposed to an intense ion beam and often results in unwanted carbon contamination. We have developed a unique implant mask consisting of plasma-deposited silicon oxynitride and germanium films. These layers are deposited at relatively low temperatures. Plasma etching can be used to define the localized regions. Figure 6 shows an SEM photograph of a sample ready for implant with such a mask.

To develop a suitable etch for forming mesas, we have investigated several wet chemical etches. In each case, the etch rate decreased considerably after the first few minutes of etching. Auger electron spectroscopy (AES) analysis of the etched surface reveals the presence of a stable indium oxide layer (Figure 7) at the surface. We believe that this layer retards further chemical reactions. We are presently investigating the possibility of combining dry plasma etching along with wet chemical etching to alleviate this problem.




Figure 6. SEM photograph of a 1.5- μm -wide stripe formed by plasma etching of Ge deposited over silicon oxynitride on GaAs. The silicon oxynitride-germanium layer will be used as an implant mask.




Figure 7. Auger electron spectrum obtained from a chemically etched InP sample showing the formation of oxide of indium on the surface.

SECTION 5

IONIZATION COEFFICIENT MEASUREMENTS

In general, avalanche photodiodes are subject to more stringent requirements which relate to the interaction of hole and electron multiplication in the high-field region of the diode and to the prevention of local regions of premature avalanche breakdown. It is essential that the avalanche photodiode design provide for the efficient collection of light and the rapid transport of the photogenerated carriers to the high-field region. A uniform region of high field in which avalanche multiplication takes place can be obtained using Schottky barriers or reverse-biased p-n junctions. It is essential that such junctions be fabricated in crystals that are free from local regions of premature breakdown both in the bulk of the semiconductor (microplasmas) and at the surface. Surface breakdown can be prevented by using concentric Schottky-barrier guard rings or by deep n diffusions under the periphery of an n⁺-p avalanche photodiode¹⁰ to increase the breakdown voltage. Surface electric fields can also be reduced by shaping the diode to form a mesa.¹¹ More recently, ion implantation has been used to create high-resistivity regions in the semiconductor to prevent edge breakdown.¹²

Avalanche photodiode design depends critically on the relative magnitudes of the electron and hole ionization coefficients ($\alpha(E)$ and $\beta(E)$, respectively). For $\beta(E)/\alpha(E)$ ratios significantly larger or smaller than one, the multiplication is a more slowly varying function of reverse bias voltage, which thus places less stringent demands on bias stability.¹³ Photo-induced carriers of the type with the highest ionization coefficient should be introduced into the high-field region to maximize the low-frequency avalanche gain. The product of avalanche gain and bandwidth is also maximized by using a semiconductor with a value of $\beta(E)/\alpha(E)$ much larger or smaller than one.¹⁴ Since excess noise introduced by the multiplication process is minimized under these conditions,¹⁵ it is important to determine the ionization coefficients for a given semiconductor before deciding on photodiode design details.

Ionization coefficients have been measured on various semiconductors over the years and are still being refined. Chynoweth¹⁶ has pointed out some of the conditions that should be met in the ideal experiment:

- Pure electron or hole injection should be used in the same junction rather than in complementary junctions.
- The profile and magnitude of the field in the junction should be accurately known.
- The external quantum efficiency without avalanche gain should be accurately determined and not vary with low diode bias voltages.
- The structure should be free from microplasmas over the bias range used in the measurements.

We are in the process of assembling an experimental set up (shown schematically in Figure 8) to measure ionization coefficients in InP and $\text{In}_{1-x}\text{Ga}_x\text{As}_y\text{P}_{1-y}$. It consists of two stable He-Ne lasers capable of operating at 0.6328 μm and 1.152 μm . The experiments will be controlled by a HP 9825A calculator and will be available for ionization coefficient measurements by September 1979.




Figure 8. Experimental setup for ionization coefficient measurements.

SECTION 6

SUMMARY

The results discussed in the previous sections of this report are summarized below.

In the area of epitaxial growth, we have demonstrated that high-purity epitaxial layers with carrier concentrations of $\sim 3 \times 10^{15} \text{ cm}^{-3}$ and room-temperature mobilities of $\sim 5,000 \text{ cm}^2 \text{ V}^{-1} \text{ sec}^{-1}$ can be reproducibly grown by the infinite solution growth technique. To achieve this growth, it is necessary to have small (~ 1 ppm) amounts of water vapor in the gas stream. We have developed a model that consistently explains our epitaxial growth results. Photoluminescence spectra obtained from layers grown with or without water vapor present in the growth ambient exhibit significant differences. These photoluminescence data correlate very well with the electrical properties of these layers.

Ion implantation doping studies demonstrate that the melt controlled ambient technique (MCAT) can be extended to the annealing of implantation damage in InP and may offer significant advantages over annealing techniques employing deposited dielectrics.

Experiments aimed at developing localized implantation and mesa etching techniques for device fabrication in InP are discussed. A calculator controlled experimental setup for determining ionization coefficient measurements is being established.

REFERENCES

1. G. Antypass and R.L. Moon, *Electrochem. Soc.* 120, 1574 (1973).
2. H.H. Wieder, A.R. Clawson, and G.E. McWilliams, *Appl. Phys. Lett.* 31, 468 (1977).
3. A.R. Clawson, W.Y. Lum, G.E. McWilliams, and H.H. Wieder, *Appl. Phys. Lett.* 32, 549 (1978).
4. C.E. Hurwitz, J.J. Hsieh, and R.L. Payer, Lincoln Laboratory, Solid State Device Research Report, 1977-4.
5. D.L. Rode, *Phys. Rev.* 3B, 3287 (1971).
6. J.P. Donnelly and C.A. Armiento, *Appl. Phys. Lett.* 34, 96 (1979).
7. C.A. Armiento, J.P. Donnelly, and S.H. Groves, *Appl. Phys. Lett.* 34, (1979).
8. K.V. Vaidyanathan, C.L. Anderson, H.L. Dunlap, and G.S. Kamath, presented at the Workshop on Compound Semiconductors for Microwave Materials and Devices, Atlanta, Feb. 19-20, 1979.
9. K.V. Vaidyanathan, C.L. Anderson, B. Barrett, H.L. Dunlap, L.D. Hess, I. Golecki, and M-A Nicolet, to be published.
10. L.K. Anderson, P.G. McMullin, L.A. D'Asara, and A. Goetzberger, *Appl. Phys. Lett.* 6, 62 (1966).
11. G.C. Hurth, H.E. Bergeson, and J.B. Trice, *Rev. Sci. Instrumen* 34, 1283 (1963).
12. J.P. Donnelly and C.E. Hurwitz, *Solid State Electron.* 21, 475 (1978).
13. P.O. Webb, R.J. McIntyre, and J. Conradi, *RCA Review* 35, 234 (1974).
14. R.B. Emmons, *J. Appl. Phys.* 38, 3705 (1967).
15. R.J. McIntyre, *IEEE Trans. Electron. Devices* ED-13, 164 (1966).
16. A.G. Chynoweth in *Semiconductors and Semimetals* (R.K. Willardson and A.C. Beer, eds.), Vol. 4, Academic Press (1968).

DISTRIBUTION LIST

Naval Air Systems Command
Washington, DC 20361
Attn: AIR-310B (Mr. James Willis)
(5 copies)
AIR-950D6 (14 copies)

Naval Ocean System Center
Code 922 (Attn: Mr. Harry Wieder,
Dr. A. Clawson)
San Diego, CA 92152

RCA
David Sarnoff Research Center
Attn: Dr. James J. Tietjen
Princeton, NJ 08540

MIT
Lincoln Laboratory
Attn: Dr. J.J. Hsieh, Dr. A.G. Foyt
P.O. Box 73
Lexington, MA 02173

Office of Naval Research
Code 427 (Attn: Dr. John Dimmock)
800 N. Quincy Street
Arlington, VA 22217

U.S. Army Research Office
Attn: Dr. H. Wittmann
P.O. Box 12211
Research Triangle Park, NC 27709

Advisory Group on Electron Devices
Attn: Working Group "C"
201 Varick Street
New York, NY 10014

Dr. Roy Potter
444 S. State Street, Apt. #309
Bellingham, WA 98225

Varian Associates
Solid State Laboratory
Attn: Dr. George Antypas
611 Hansen Way
Palo Alto, CA 94303

The University of Michigan
Electron Physics Laboratory
Department of Electrical and
Computer Engineering
Attn: Prof. Brenton L. Mattes