

AD-A078 522

TRW DEFENSE AND SPACE SYSTEMS GROUP REDONDO BEACH CA

F/G 9/5

MONOLITHIC MICROWAVE PREAMPLIFIER.(U)

SEP 79 A BENAVIDES , R KaelBERER , K WELER

N00014-77-C-0645


UNCLASSIFIED

TRW-251-028


NL

| of |

AD
AD 78522



END
DATE
FILMED
1-80
DDC



ADA 078522

LEVEL

12

H063190

SC

MONOLITHIC MICROWAVE PREAMPLIFIER

TECHNICAL REPORT NO. 2

SEPTEMBER 1979

DDC
RECEIVED
DEC 18 1979
RECEIVED
E

CONTRACT NO. N00014-77-C-0645
CONTRACT AUTH. NO. NR 251-028

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

REPRODUCTION, IN WHOLE OR IN PART, IS PERMITTED FOR ANY PURPOSE
OF THE U.S. GOVERNMENT

PREPARED FOR

OFFICE OF NAVAL RESEARCH
ARLINGTON, VIRGINIA

DDC FILE COPY

TRW
TELETYPE AND SPACE SYSTEMS GROUP

ONE SPACE PARK • REDONDO BEACH, CALIFORNIA 90278

79 12 17 008

MONOLITHIC MICROWAVE PREAMPLIFIER

TECHNICAL REPORT NO. 2

SEPTEMBER 1979

CONTRACT NO. N00014-77-C-0645
CONTRACT AUTH. NO. NR 251-028

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

REPRODUCTION, IN WHOLE OR IN PART, IS PERMITTED FOR ANY PURPOSE
OF THE U.S. GOVERNMENT

PREPARED FOR

OFFICE OF NAVAL RESEARCH
ARLINGTON, VIRGINIA

TRW
DEFENSE AND SPACE SYSTEMS GROUP

ONE SPACE PARK • REDONDO BEACH, CALIFORNIA 90278

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER 14 TRW-251-028	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) 6 Monolithic Microwave Preamplifier, Technical Report No. 2		5. TYPE OF REPORT & PERIOD COVERED Technical 4/1/78 to 6/30/79
7. AUTHOR(s) 10 A./Benavides R./Kaelberer K./Weller		6. PERFORMING ORG. REPORT NUMBER
8. CONTRACT OR GRANT NUMBER(s) 15 N00014-77-C-0645		
9. PERFORMING ORGANIZATION NAME AND ADDRESS TRW Defense and Space Systems Group One Space Park Redondo Beach, CA 90278		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS PE 62762N 17 RF 54581-001 NR 251-028
11. CONTROLLING OFFICE NAME AND ADDRESS Office of Naval Research Code 427 Arlington, Virginia 22217 16 F 54581		12. REPORT DATE September 1979 11 12 39
13. NUMBER OF PAGES 37		
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) N/A		15. SECURITY CLASS. (of this report) Unclassified
		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE N/A
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited. 9 Technical rept. 1 Apr 78 - 30 Jun 79		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report) no. 2,		
18. SUPPLEMENTARY NOTES ONR Scientific Officer; telephone: (202) 696-4218		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) GaAs monolithic x-band amplifier FET modeling		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) A design for a low noise monolithic X-band preamplifier has been developed based on TRW's FET computer model. The design utilizes a single ended configuration, FET devices structured and biased for minimum noise, and microelectronic spiral rectangular inductors.		

not

CONTENTS

	<u>Page</u>
1.0 INTRODUCTION	1
2.0 PERFORMANCE GOALS	1
3.0 SELECTION CRITERIA FOR THE FET DEVICES	1
3.1 Low Noise Figure	1
3.2 High Associated Gain	2
3.3 Reasonable Input and Output Impedances	2
4.0 SELECTION CRITERIA FOR THE AMPLIFIER CONFIGURATION	6
4.1 Single-Ended Amplifier	6
4.2 Balanced Amplifier	6
4.3 Cascade Connection of Balanced Stages	7
5.0 AMPLIFIER DESIGN	7
5.1 Determining the Number of Stages	7
5.2 Determining the Power Consumption	7
5.3 Stability Analysis of the First Stage	8
5.4 Design of the Input Matching Network	10
5.5 Design of the Interstage Network Between Stages 1 and 2	13
5.6 Design of the Interstage Network Between Stages 2 and 3	15
5.7 Design of the Remaining Interstage Matching Networks and the Output Matching Section	16
5.8 Final Optimization Including Losses	18
5.9 Inductor Design	18
6.0 COMPARISON OF PERFORMANCE GOALS AND PREDICTED PERFORMANCE	18
7.0 RF STABILITY ANALYSIS	25
8.0 SENSITIVITY ANALYSIS OF PREDICTED PERFORMANCE TO TOLERANCE OF COMPONENT VALUES, GEOMETRY AND CHANNEL DOPING DENSITY	25
REFERENCES	32

ILLUSTRATIONS

	Page
3-1 FET Equivalent Circuit Model	4
4-1 Single-Ended Amplifier Block Diagram	6
4-2 Balanced Amplifier Block Diagram	6
4-3 Block Diagram of a Cascade Connection of Balanced Stages	7
5-1 r_L, r_S and the Stability Circles	11
5-2 Block Diagram of the Input Matching Network M1	12
5-3 Input Matching Network M1	12
5-4 r_S Opt Equivalent Circuit	12
5-5 Block Diagram of Network M2	14
5-6 Interstage Matching Network M2	14
5-7 Interstage Matching Network M3	15
5-8 Interstage Matching Network M4, M5, M6 and M7	16
5-9 Output Matching Network M9	17
5-10 Preamplifier Schematic Diagram	19
6-1 Preamplifier's Predicted Noise and Gain Performance vs. Frequency	24
6-2 Preamplifier's Resistor Sensitivity vs. Frequency	26
6-3 Preamplifier's Capacitor Sensitivity vs. Frequency	27
6-4 Preamplifier's Inductor Sensitivity vs. Frequency	28
6-5 Preamplifier's Doping Density Sensitivity vs. Frequency	29
6-6 Preamplifier's Channel Depth Sensitivity vs. Frequency	30
6-7 Preamplifier's Gate Length Sensitivity vs. Frequency	31

Accession For NAME SERIAL LOG TAB Unreimbursed Justification	By Distribution/	Availability Codes Availand/or special
		Dist A

1.0 INTRODUCTION

During the initial phase of this contract, TRW developed a computer model for GaAs Microwave Field-Effect Transistors, in order to study the noise and gain properties of such devices for different channel doping densities and geometry configurations. This model has proven to be accurate when compared against measured results of noise figure, S parameters, and temperature effects on noise figure of FET devices.

At the present, TRW has made use of this computer model in designing a low noise integrated preamplifier to operate at X-band. The theoretical design of this amplifier is the subject of the present report.

2.0 PERFORMANCE GOALS

As stated in the technical and cost proposal (TRW No. 32153, June 1977, page 1-1) the performance goals for the preamplifier can be summarized as follows:

- Gain 30 dB at 10 GHz
- Noise Figure <3.0 dB at 10 GHz
- DC Power Consumption <500 mW
- Frequency Response 8.0 to 11.0 GHz

3.0 SELECTION CRITERIA FOR THE FET DEVICES

The necessary requirements for the FET devices to be used on the preamplifier design are discussed below.

3.1 Low Noise Figure

For a multi-stage single-ended amplifier, the overall noise figure is given by the well known Friis' formula

$$NF = NF_1 + \frac{NF_2 - 1}{G_1} + \frac{NF_3 - 1}{G_1 G_2} + \frac{NF_4 - 1}{G_1 G_2 G_3} + \dots \quad (3-1)$$

where NF_1 , G_1 are the noise figure and gain of the first stage; NF_2 , G_2 those of the second stage, and so forth. For large $G_1 G_2$, this equation can be approximated to

$$NF \approx NF_1 + \frac{NF_2 - 1}{G_1} \quad (3-2)$$

If $NF_1 = NF_2$, one can solve for NF_1 from equation (3-2) and obtain

$$NF_1 = \frac{1 + G_1 NF}{1 + G_1} \quad (3-3)$$

From equation (3-3) for a gain at 10 GHz of 5 dB, the required noise figure, NF_1 , is estimated to be 2.5 dB. Allowing 0.5 dB for losses due to input mismatch, plus insertion loss of input matching network, the minimum upper bound for the noise figure of the FET devices is set at 2.5 dB - 0.5 dB = 2.0 dB; therefore

$$NF_1 \leq 2 \text{ dB at } 10 \text{ GHz} \quad (3-4)$$

3.2 High Associated Gain

It follows from the discussion of the previous paragraph that the required gain for the FET devices with their input terminated in a minimum noise source impedance should be greater than 5 dB; therefore

$$G_1 \geq 5 \text{ dB at } 10 \text{ GHz} \quad (3-5)$$

3.3 Reasonable Input and Output Impedances

Since FET devices have typically high input and output impedances, it is often necessary to use matching sections of 4 or 5 elements in order to transform high impedance levels to 50 ohms. Monolithic implementations of reactive matching elements are typically relatively low Q, making it difficult to match to devices having very high reflection coefficients. Thus it is desirable for the FET's to have

$$\begin{aligned} |S_{11}| < 0.9 & \quad |\angle S_{11}| > 20^\circ \\ |S_{22}| < 0.9 & \quad |\angle S_{22}| > 20^\circ \end{aligned} \quad (3-6)$$

A device that closely fulfills the requirements specified by (3-4), (3-5) and (3-6) as calculated by the TRW FET computer model has the following geometry, doping densities and resistivities.

Gate length	1 μm
Channel depth	0.34 μm
Device width	360 μm
Gate-source separation	1 μm
Gate-drain separation	1 μm
Doping under source contact	$5 \times 10^{17} \text{ cc}^{-3}$
Doping under drain contact	$5 \times 10^{17} \text{ cc}^{-3}$
Doping under gate contact	$4 \times 10^{16} \text{ cc}^{-3}$
Doping between gate and source contact	$4 \times 10^{16} \text{ cc}^{-3}$
Doping between gate and drain contact	$4 \times 10^{16} \text{ cc}^{-3}$
Specific contact resistivity of source	$1 \times 10^{-6} \Omega \text{-cm}^2$
Specific contact resistivity of drain	$1 \times 10^{-6} \Omega \text{-cm}^2$
Sheet resistance of all metal contacts	0.06 Ω / \square
Number of gate contact points	2

This device under the biasing conditions

$$V_{DD} = 3.0 \text{ volts}$$


$$V_{GG} = -0.8 \text{ V}_p = -2.0 \text{ volts}$$

$$I_d = 8.4 \text{ mA}$$

has an equivalent circuit shown in Figure 3.1, and the following set of S parameters.

F (GHz)	S_{11}	S_{21}	S_{12}	S_{22}
8	0.889 <u>-65.0</u>	1.414 <u>125.1</u>	0.084 <u>48.5</u>	0.915 <u>-28.9</u>
9	0.871 <u>-71.1</u>	1.345 <u>119.8</u>	0.090 <u>44.8</u>	0.908 <u>-32.0</u>
10	0.855 <u>-76.7</u>	1.278 <u>114.7</u>	0.095 <u>41.4</u>	0.902 <u>-35.0</u>
11	0.839 <u>-81.9</u>	1.213 <u>110.0</u>	0.099 <u>38.3</u>	0.896 <u>-37.9</u>

The noise figure, optimum source reflection coefficient for minimum noise, the associated gain, and the noise resistance are



- ALL RESISTOR VALUES ARE IN OHMS
- ALL CAPACITOR VALUES ARE IN P.F.
- TRANSCONDUCTANCE OF VOLTATE - CONTROLLED CURRENT SOURCE IS IN MMHOS

Figure 3-1. FET equivalent circuit model

F (GHz)	NF	Γ_s opt	Associated Gain (dB)	R_n (Ω)
8	1.78	0.843 <u>26.5</u>	5.38	4.7
9	1.96	0.828 <u>29.7</u>	4.82	4.7
10	2.14	0.813 <u>32.8</u>	4.34	4.7
11	2.30	0.799 <u>35.9</u>	3.90	4.7

In the circuit model of the FET device, the components are defined as follows:

- R_g = Gate metalization resistance
- R_i = Gate charging resistance: proportional to transit time of carriers through the channel and inversely proportional to gate length and source to gate capacitance
- r_d = Drain resistance; or rate of change of drain current to drain-source voltage for a fixed gate to source voltage
- R_{gd} = Drain parasitic resistance; this resistance is the total of channel resistance between gate and drain contacts, plus the metal to semiconductor interface resistance plus the metalization resistance of the drain contact
- R_{sg} = Source parasitic resistance: evaluated in the same manner as R_{gd}
- C_{pg} = Gate pad capacitance: proportional to the area of the gate pad, inversely proportional to the distance between the pad and the ground plane, plus fringing effects
- C_{sgst} = Static source-gate capacitance, due to interelectrode capacitance between parallel strips immersed in a dielectric half-space
- C_{sg} = Source-gate capacitance: or rate of change of the free charge on the gate electrode with respect to the gate bias voltage when the drain potential is held fixed
- C_{gd} = Gate-drain capacitance: evaluated in the same manner as C_{sgst}
- C_{sd} = Source-drain capacitance: evaluated in the same manner as C_{sgst}
- C_{pd} = Drain pad capacitance: evaluated in the same manner as C_{pg}

For the mathematical equations used in the calculation of the circuit elements of Figure 3.1, reference is made to "TRW Monolithic Microwave Preamplifier Technical Report, pages 2-10 to 2-14 and 6-1 to 6-5, October 1978."

4.0 SELECTION CRITERIA FOR THE AMPLIFIER CONFIGURATION

Three basic approaches can be considered for the amplifier configuration: a single-ended multiple stage design, a balanced amplifier input stage followed by a single-ended amplifier chain, and a cascade connection of several balanced stages.

4.1 Single Ended Amplifier

This configuration has the block diagram shown in Figure 4.1.




Figure 4.1 Single-ended amplifier block diagram.

The main advantage of this approach is the simplicity of the design, which makes it the optimum candidate for a first attempt to build a complete low noise preamplifier on a chip. The main disadvantage is a relatively high input VSWR.

4.2 Balanced Amplifier

The block diagram for this configuration is shown in Figure 4.2.




Figure 4.2 Balanced amplifier block diagram.

The main advantage of this configuration is the low input VSWR that can be obtained throughout the frequency range of interest. The main disadvantage is the added complexity of the system due to the hybrid couplers.

4.3 Cascade Connection of Balanced Stages

The block diagram for this configuration is shown in Figure 4.3.




Figure 4.3 Block diagram of a cascade connection of balanced stages.

The main advantage of this configuration is again the low input and interstage VSWR that can be obtained throughout the frequency range of interest. The main disadvantage is the added complexity of the system due to the hybrid couplers and the number of active FET stages required; also, the DC power consumption is almost double that of the single-ended configuration.

5.0 AMPLIFIER DESIGN

5.1 Determining the Number of Stages

Since the associated gain at 11.0 GHz of the device selected in section 3.0 is 3.9 dB, to obtain an overall gain of 30 dB we require

$$\text{Number of Stages} = \frac{30 \text{ dB}}{3.9 \text{ dB}} = 7.4 \Rightarrow 8 \text{ stages} \quad (5-1)$$

5.2 Determining the Expected Power Consumption

At biasing conditions of $V_{DD} \approx 3$ volts and $I_d \approx 8.4$ mA, the total power consumption of an 8 stage amplifier is

$$P_{dc} = (3.0 \text{ volts}) (8 \times 8.4 \text{ mA}) = 201.6 \text{ mW} \quad (5-2)$$

which is well below the initial specification of 500 mW.

5.3 Stability Analysis of the First Stage When is Being Driven by a Generator with Optimum Noise Source Impedance.

From the S parameters of the device specified in Section 3.0, the stability factor, K, can be calculated from the equation¹

$$K = \frac{1 - |S_{11}|^2 - |S_{22}|^2 + |\Delta|^2}{2 |S_{12} S_{21}|} \quad (5-3)$$

where

$$\Delta = S_{11} S_{22} - S_{12} S_{21} \quad (5-4)$$

Evaluating (5-3) throughout the frequency range of interest gives

F (GHz)	K
8	0.226
9	0.267
10	0.297
11	0.328

and since $K < 1$ in this frequency range, the device is potentially unstable.

The regions of instability on the Smith Chart are the areas inside the input and output stability circles whose radii are given by the expressions²

$$\rho_{is} = \frac{|S_{12} S_{21}|}{||S_{11}|^2 - |\Delta|^2|} \quad (\text{input}) \quad (5-5)$$

$$\rho_{os} = \frac{|S_{12} S_{21}|}{||S_{22}|^2 - |\Delta|^2|} \quad (\text{output}) \quad (5-6)$$

and the centers of these circles are given by

$$\ell_{is} = \frac{(S_{11} - S_{22}^* \Delta)^*}{|S_{11}|^2 - |\Delta|^2} \quad (\text{input}) \quad (5-7)$$

$$\rho_{os} = \frac{(S_{22} - S_{11}^* \Delta)^*}{|S_{22}|^2 - |\Delta|^2} \quad (\text{output}) \quad (5-8)$$

Evaluation of equations (5-5) to (5-8) over the frequency range of interest for the device under discussion gives the following results

Input Stability Circles (I.S.C.)

F (GHz)	Radius	Center Mag. <Angle
8	1.09	1.64 102.48
9	1.09	1.67 107.58
10	1.06	1.66 111.90
11	1.01	1.64 115.50

Output Stability Circles (O.S.C)

F (GHz)	Radius	Center Mag. <Angle
8	0.86	1.46 60.88
9	0.66	1.35 58.11
10	0.62	1.32 58.50
11	0.55	1.29 58.93

Thus, source and local reflection coefficients that lie outside these circles must be chosen for stable operation. Since the source reflection coefficient has already been predetermined for minimum noise operation, it is firstly verified that it lies outside the input stability circle; this happens to be the case for all frequencies between 8 and 11 GHz. The corresponding load reflection coefficient for maximum power transfer is calculated according to the expression³

$$\Gamma_L = \left(\frac{S_{22} - \Delta \Gamma_S \text{opt}}{1 - S_{11} \Gamma_S \text{opt}} \right)^* \quad (5-9)$$

For the chosen FET expression, (5-9) yields

F (GHz)	Γ_L Mag. <Angle
8	0.754 <u>28.85</u>
9	0.756 <u>32.04</u>
10	0.759 <u>34.98</u>
11	0.762 <u>37.90</u>

and these reflection coefficients must also be verified to be outside the output stability circle; this also happens to be the case throughout the frequency range of interest. A plot of such verifications from 8 to 11 GHz is shown in Figure 5.1. For unconditional stability, the input reflection coefficient of the FET with its output terminal in a reflection coefficient Γ_L , must have a magnitude less than unity: i.e., $|S_{11}'| < 1$; the expression to be evaluated in this case is³

$$S_{11}' = \frac{S_{11} - \Delta \Gamma_L}{1 - S_{22} \Gamma_L} \quad (5-10)$$

which gives

F (GHz)	S_{11}' Mag. <Angle
8	0.974 <u>57.67</u>
9	0.965 <u>57.36</u>
10	0.959 <u>57.50</u>
11	0.953 <u>57.60</u>


thus, the device is unconditionally stable when driven by its optimum noise source impedance and terminated in the corresponding load for maximum power transfer.

5.4 Design of the Input Matching Network

The input matching network, M_1 , must provide the FET with its optimum noise source reflection coefficient when its input is terminated in 50 ohms; this is shown in Figure 5.2.


NAME	TITLE	DWG. NO.
SMITH CHART FORM 82-BSPR (9-66)	KAY ELECTRIC COMPANY, PINE BROOK, N.J. © 1966 PRINTED IN U.S.A.	DATE

IMPEDANCE OR ADMITTANCE COORDINATES



T_L, T_S and the Stability Circles

Figure 5.1



A MEGA-CHART




Figure 5.2 Block diagram of the input matching network M1.

Furthermore, it must contain a DC path to bias the gate of the device and must provide DC isolation to the input signal; in order to keep the noise sources to a minimum, M_1 must be resistor-free. The selected input matching section that fulfills these requirements has the configuration shown in Figure 5.3.




Figure 5.3 Input matching network M1.

The synthesis is performed by minimizing the input reflection coefficient when the network, M_1 , is terminated at its output with a reflection coefficient Γ_S^* opt; at 10 GHz Γ_S^* opt has the equivalent circuit shown in Figure 5.4.




Figure 5.4 Γ_S^* opt equivalent circuit.

Thus, computer optimization routines give for the component elements the values

$$C_1 = 0.4 \text{ pF}$$

$$L_1 = 1.27 \text{ nH}$$

$$L_2 = 2.02 \text{ nH}$$

which present to the FET the following source reflection coefficients

F (GHz)	Γ_S
8	0.766 <u>31.0</u>
9	0.756 <u>30.7</u>
10	0.763 <u>30.6</u>
11	0.780 <u>30.4</u>

These reflection coefficients lie outside the input stability circle. Computation of the associated S_{22}' according to the equation³

$$S_{22}' = \frac{S_{22} - \Delta\Gamma_S}{1 - S_{11}\Gamma_S} \quad (5-11)$$

gives

F (GHz)	S_{22}'
8	0.761 <u>-31.28</u>
9	0.769 <u>-33.21</u>
10	0.773 <u>-35.17</u>
11	0.776 <u>-37.25</u>

since $|S_{22}'| < 1$, stage 1, is stable for the frequency range 8-11 GHz.

5.5 Design of the Interstage Network Between Stages 1 and 2

The interstage matching network, M_2 , must provide the FET of the second stage with its optimum noise source reflection coefficient, as well as providing the FET of the first stage with its optimum load for maximum power transfer. This situation is shown in Figure 5.5.




Figure 5.5 Block diagram of network M2.

Also network M_2 must provide DC paths to bias the drain of the first FET and the gate of the second FET, as well as DC isolation between stages 1 and 2; like network M_1 , this interstage network must also be resistor-free in order to minimize noise sources.

Present state-of-the-art technology imposes the following constraints on element values at 10 GHz.

	Min.	Max.
Capacitor values (pF)	0.1	10.0
Inductor values (nH)	0.4	10.0
Resistor values (ohms)	0	100 K

The chosen configuration for M_2 is shown in Figure 5.6.




Figure 5.6 Interstage matching network M2.

The synthesis of this network is performed in a manner similar to that for M_1 ; it is assumed that M_2 is terminated at its output with a reflection coefficient Γ_S^* opt and the input reflection coefficient is optimized to yield S_{22}^{1*} .

Computer optimization routines gives for the values

$$C_2 = 12 \text{ pF}$$

$$L_3 = 5.2 \text{ nH}$$

$$L_4 = 2.6 \text{ nH}$$

$$L_5 = 1.7 \text{ nH}$$

Capacitor C_2 has slightly exceeded the required maximum limit previously established. At the final phase of the design, an attempt will be made during the overall optimization of the amplifier to enforce these maximum and minimum limits of the component values by allowing those components whose values are well within the established range to compensate for the difference. If this attempt is not successful, the slightly exceeded values will be tolerated.

The cascade connection of M_1 , stage 1, M_2 , stage 2 yields an output reflection coefficient S_{22} of stage 2 as follows

F (GHz)	S_{22}
8	0.88 \angle -45
9	0.81 \angle -41
10	0.81 \angle -41
11	0.83 \angle -42

and since $|S_{22}| < 1$, stage 2 is stable for the frequency range 8-11 GHz.

5.6 Design of the Interstage Network Between Stages 2 and 3

This interstage matching network, M_3 , need no longer provide an optimum noise source reflection coefficient to the third stage and in order to minimize the number of inductors, resistors can now be introduced to bias the gates of the FET devices; this network, however, must present to the output of the cascade combination of M_1 , stage 1, M_2 , stage 2, the corresponding S_{22}^* and to the input of stage 3 a source impedance such that stage 3 has adequate gain-slope compensation. The configuration for M_3 is, then, that of Figure 5.7.




Figure 5.7 Interstage matching network M_3 .

and the values are synthesized as

$$\begin{aligned} C_3 &= 11.4 \text{ pF} \\ R_1 &= 10.37 \text{ K } \Omega \\ L_6 &= 10.7 \text{ nH} \\ L_7 &= 1.2 \text{ nH} \end{aligned}$$

The corresponding S_{22}' of the cascade connection of M_1 , stage 1, M_2 , stage 2, M_3 , stage 3 is

F (GHz)	S_{22}'
8	0.89 \angle -29
9	0.89 \angle -35
10	0.81 \angle -41
11	0.75 \angle -40

and again $|S_{22}'| < 1$, which means that stage 3 is stable for the frequency range 8-11 GHz.

5.7 Design of the Remaining Interstage Matching Networks and the Output Matching Section

By following the same procedure as that for M_3 , sections M_4 , M_5 , M_6 and M_7 matching stages 3 and 4, 4 and 5, 5 and 6, 6 and 7 respectively; are synthesized as shown in Figure 5.8.




Figure 5.8 Interstage matching network M_4 , M_5 , M_6 and M_7 .

with the values

$$C_4 = 11.4 \text{ pF}$$

$$R_2 = 10.37 \text{ K}\Omega$$

$$L_8 = 14.8 \text{ nH}$$

$$L_9 = 1.2 \text{ nH}$$

For section M_8 , matching stages 7 and 8, the values become

$$C_4 = 5.5 \text{ pF}$$

$$R_2 = 7.5 \text{ K}\Omega$$

$$L_8 = 14.8 \text{ nH}$$

$$L_9 = 2.7 \text{ nH}$$

The output matching section operates between the resulting S_{22}^i of all the eight stages connected in cascade through their respective interstage matching networks, and the 50 ohm load; this last section, M_9 , has the configuration shown in Figure 5.9.




Figure 5.9 Output matching network M_9 .

with the values synthesized as

$$C_5 = 5.1 \text{ pF}$$

$$C_6 = 6.1 \text{ pF}$$

$$L_{10} = 8.4 \text{ nH}$$

$$L_{11} = 1.9 \text{ nH}$$

$$L_{12} = 0.6 \text{ nH}$$

5.8 Final Optimization Including Losses

Since many of the ideal inductors used in the design of the matching sections exceeded the maximum values specified in Section 5.5, and since the estimated Q of a practical inductor at 10 GHz is 6, an overall final optimization is required, allowing all inductors a Q of 6 and setting all inductors in excess of 10 nH to this maximum limit. The final result of the overall amplifier optimization routine yields the schematic shown in Figure 5.10.

5.9 Inductor Design

The inductor design is carried out by the expanded Grover method outlined by H. M. Greenhouse;⁴ following this method the self inductances of the individual segments of the planar inductor are evaluated; then these self inductances are added to obtain the total self inductance of the coil; next the positive mutual inductances between segments carrying currents of the same phase are evaluated and added to the total self inductance, and finally the negative mutual inductances between segments carrying currents of opposite phase are evaluated and subtracted from the total self inductance, thus obtaining the total inductance of the rectangular inductor.


The computer program that carries out this evaluation is attached at the end of this section; this program also extends the calculations to include the associated parasitic capacitance of the inductor to be used in the optimization routine for the amplifier design, if necessary.

6.0 COMPARISON OF PERFORMANCE GOALS AND PREDICTED PERFORMANCE

Computer analysis of the circuit shown in Figure 5.10 gives the following predicted performance results.

	Performance Goals	Predicted Performance
● Gain @ 10 GHz (dB)	30	30.38
● Noise Figure @ 10 GHz (dB)	3.0	3.3
● DC Power (mW)	<500	202
● Frequency Response (GHz)	8 to 11	8 to 11

A plot of the predicted gain and noise figure over the extended range from 6.0 to 13 GHz is shown in Figure 6.1.



- ALL CAPACITOR VALUES ARE IN pF
- ALL INDUCTOR VALUES ARE IN nH
- ALL RESISTOR VALUES ARE IN OHMS

Figure 5.10 Preamplifier schematic diagram

```

100 PRINT THIS PROGRAM CALCULATES THE INDUCTANCE OF A PLANAR
110 RECTANGULAR MICROELECTRONICS COIL. ALL DIMENSIONS
120 MUST BE GIVEN IN CMS. OPERATING FREQUENCY MUST BE
130 GIVEN IN GHZ. S=INTER-TRACK SPACING. M=TRACK WIDTH
140 TRACK THICKNESS. RO=METAL RESISTIVITY (OHMS-CM).
150 LENGTHS OF OUTER SEGMENTS. N=NUMBER OF TURNS.
160 INPUT S,M,T,L1,L2,N,F,RO
170 PRINTS(CMS)=S;S;W(CMS)=M;M;T(CMS)=T;T
180 PRINT L(CMS)=L1;L2;F(GHZ)=F;F
190 Z=4*NO
200 N=FIX(N)
210 EO=FIX(7/2)
220 OO=Z-EO
230 DIM L(Z)
240 DIM G(Z-2,Z)
250 DIM A(Z-2,Z)
260 DIM P(Z-2,Z)
270 DIM Q(Z-2,Z)
280 DIM M(Z-2,Z)
290 DIM B(Z-2,Z)
300 DIM C(Z-2,Z)
310 DIM D(Z-2,Z)
320 DIM E(Z-2,Z)
330 DIM F(Z-2,Z)
340 DIM H(Z-2,Z)
350 DIM S(Z-2,Z)
360 DIM CS(Z-2,Z)
370 DIM DS(Z-2,Z)
380 DIM ES(Z-2,Z)
390 DIM FS(Z-2,Z)
400 DIM HS(Z-2,Z)
410 L(1)=L1
420 L(2)=L2
430 L3=O
440 L4=O
450 S1=2*L1*(LOG(2*L1/(W+T))+0.50049*(W+T)/(3*L1))
460 S2=2*L2*(LOG(2*L2/(W+T))+0.50049*(W+T)/(3*L2))
470 FOR Y1=2 TO 7 STEP 1
480 IF Y1>7 THEN 500
490 L(2*Y1)=L2-(Y1-1)*(W+S)
500
510

```

```

520 IF L(2*Y1)>0 THEN 560
530 PRINT DIMENSION L2 INCOMPATIBLE WITH NUMBER OF TURNS,B
540 PRINT INCREASE IN L2 OR REDUCTION OF TURNS SUGGESTED,B
550 GOTO 160
560 L4=L4+L(2*Y1)
570 S2=S2+L(2*Y1)*(LOG(2*L(2*Y1)/(W+T))+0.50049+(W+T)/(3*L(2*Y1)))
580 IF Y1>00 THEN 670
590 L(2*Y1-1)=L1-(Y1-2)*(W+S)
600 IF L(2*Y1-1)>0 THEN 640
610 PRINT DIMENSION L1 INCOMPATIBLE WITH NUMBER OF TURNS,B
620 PRINT INCREASE IN L1 OR REDUCTION OF TURNS SUGGESTED,B
630 GOTO 160
640 L3=L3+L(2*Y1-1)
650 S1=S1+L(2*Y1-1)*(LOG(2*L(2*Y1-1)/(W+T))+0.50049+(W+T)/(3*L(2*Y1-1)))
660 NEXT Y1
670 L0=S1+S2
680 L5=L3+L4+L2+L1
690 PRINT ERO(OHMS)=B*IRO:B TOTAL LENGTH OF SEGMENTS (CM)=B*L5
700 REM CALCULATION OF MUTUAL INDUCTANCE TERMS
710 X=1
720 E1=4*N*(N-1)+2*N*(Z-4*N)
730 Y0=Z-4
740 GOTO 770
750 E1=4*N+2+2*N*(Z-4*N)+(Z-4*N-2)*(Z-4*N-1)*(Z-4*N)/3
760 Y0=Z-2
770 K=0
780 IO=0
790 FOR J=1 TO M STEP 1
800 FOR Y=1 TO Y0 STEP 1
810 IF X=0 THEN R40
820 K1=Y+4*J
830 GOTO 850
840 K1=Y+4*J-2
850 IF K1>Z THEN 1270
860 K=K+1
870 IF K>E1 THEN 1280
880 IF X=0 THEN 910
890 A0=J*(W+S)
900 GOTO 920
910 A0=L(K1-1)+(J-1)*(S+W)
920 A1=A0/W
930 A(Y,K1)=LOG(A0)-1/12/A1+2-1/60/A1+4

```

```

340 AS(Y,K1)=1/168/A1↑6+1/360/A1↑8+1/660/A1↑10
350 G(Y,K1)=EXP(A(Y,K1)-AS(Y,K1))
360 IF X=0 THEN 007
370 Q(Y,K1)=J*(V+S)
380 GOTO 1000
390 Q(Y,K1)=(J-1)*(W+S)
1000 IF Y=1 THEN 1030
1010 P(Y,K1)=J*(W+S)
1020 GOTO 1040
1030 P(Y,K1)=(J-1)*(V+S)
1040 B(Y,K1)=G(Y,K1)/(L(K1)+P(Y,K1))-SOR(1+(G(Y,K1)/(L(K1)+P(Y,K1)))↑2)
1050 C(Y,K1)=LOG(L(K1)+P(Y,K1))/G(Y,K1)+SOR(1+(L(K1)+P(Y,K1))/G(Y,K1))↑2)
1060 D(Y,K1)=2*(L(K1)+P(Y,K1))*(B(Y,K1)+C(Y,K1))
1070 E(Y,K1)=G(Y,K1)/(L(K1)+Q(Y,K1))-SOR(1+(G(Y,K1)/(L(K1)+Q(Y,K1)))↑2)
1080 F(Y,K1)=LOG(L(K1)+Q(Y,K1))/G(Y,K1)+SOR(1+(L(K1)+Q(Y,K1))/G(Y,K1))↑2)
1090 H(Y,K1)=2*(L(K1)+Q(Y,K1))*(E(Y,K1)+F(Y,K1))
1100 IF P(Y,K1)=0 THEN 1120
1110 GOTO 1140
1120 BS(Y,K1)=0
1130 GOTO 1150
1140 BS(Y,K1)=G(Y,K1)/P(Y,K1)-SOR(1+(G(Y,K1)/P(Y,K1)))↑2)
1150 CS(Y,K1)=LOG(P(Y,K1)/G(Y,K1))+SOR(1+(P(Y,K1)/G(Y,K1))↑2)
1160 DS(Y,K1)=2*P(Y,K1)*(BS(Y,K1)+CS(Y,K1))
1170 IF Q(Y,K1)=0 THEN 1190
1180 GOTO 1210
1190 ES(Y,K1)=0
1200 GOTO 1220
1210 ES(Y,K1)=G(Y,K1)/Q(Y,K1)-SOR(1+(G(Y,K1)/Q(Y,K1)))↑2)
1220 FS(Y,K1)=LOG(Q(Y,K1)/G(Y,K1))+SOR(1+(Q(Y,K1)/G(Y,K1))↑2)
1230 HS(Y,K1)=2*Q(Y,K1)*(ES(Y,K1)+FS(Y,K1))
1240 H(Y,K1)=D(Y,K1)+H(Y,K1)-DS(Y,K1)-HS(Y,K1)
1250 IO=IO+H(Y,K1)
1260 NEXT Y
1270 NEXT J
1280 IF X=0 THEN 1320
1290 M1=IO
1300 X=0
1310 GOTO 750
1320 M2=IO
1330 R=R0+L5/W/T
1340 O0=2*PI*F0*(L0+M1-M2)/R
1350 PPINTELO=I:LO:R M(+)=EM1:R M(-)=EM2:R R(OHMS)=E:IF

```

```

1360 PRINT(L(NH),M1,M2,0,AT,F0,GHZ,100
1370 PRINT
1380 PRINT'DO YOU WISH CALCULATION OF PARASITICS? (1 OR 0)
1390 INPUT X0
1400 IF X0=0 THEN 1490
1410 E2=6.854E-14
1420 E3=12.5
1430 PRINT'ENTER COIL TO GROUND PLANE SEPARATION (CMS)
1440 INPUT D0
1450 C1=E3+E2*D0/L5/D0
1460 PRINT'COIL TO GROUND PLANE SEPARATION (CMS)=D0
1470 PRINT'PARASITIC CAPACITANCE TO GROUND FOR GA.AS.(PF)=C1*1E12
1480 END

```




Figure 6.1 Preamplifier's predicted noise and gain performance vs. frequency.

7.0 RF STABILITY ANALYSIS

For the overall amplifier at all frequencies between 100 MHz to 19 GHz $|S_{11}| \leq 1$, $|S_{22}| < 1$ and $K > 1$; consequently, the amplifier is unconditionally stable for this frequency range.

8.0 SENSITIVITY ANALYSIS OF PREDICTED PERFORMANCE TO TOLERANCE OF COMPONENT VALUES, GEOMETRY AND CHANNEL DOPING DENSITY

By offsetting each component type 10% of the nominal value, and all in the same direction, a sensitivity analysis to tolerance of component values was performed with the results shown in Figures 6.2, 6.3 and 6.4, where the component types are resistors, capacitors, and inductors respectively. It can be observed from these figures that inductors are by far the most critical type of component element; consequently, their design needs to be as accurate as possible.

The sensitivity analysis of the predicted performance to tolerances in channel doping density, channel depth, and gate length is shown in Figures 6.5, 6.6, and 6.7, respectively.




Figure 6.2 Preamplifier's resistor sensitivity vs. frequency.




Figure 6.3 Preamplifier's capacitor sensitivity vs. frequency.




Figure 6.4 Preamplifier's inductor sensitivity vs. frequency.




Figure 6.5 Preamplifier's doping density sensitivity vs. frequency.




Figure 6.6 Preamplifier's channel depth sensitivity vs. frequency.




Figure 6.7 Preamplifier's gate length sensitivity vs. frequency.

REFERENCES

1. Carson, R.S., "High Frequency Amplifiers," Wiley-Interscience, 1975, p. 196, eq. 76.
2. Carson, R.S., "High Frequency Amplifiers," Wiley-Interscience, 1975, p. 193, eqs. 59, 60.
3. Carson, R.S., "High Frequency Amplifiers," Wiley-Interscience, 1975, p. 199, eq. 93.
4. Greenhouse, H.M., "Design of Planar Rectangular Microelectronics Inductors," IEEE Trans., Vol. PHP-10, No. 2, June 1974.

DISTRIBUTION LIST

TECHNICAL REPORTS

Contract N00014-76-C-0976

Code 427 Office of Naval Research Arlington, VA 22217	4	Dr. H. C. Nathanson Westinghouse Research and Development Center Beulah Road Pittsburgh, PA 15235	1
Naval Research Laboratory 4555 Overlook Avenue, S.W. Washington, D.C. 20375		Dr. Daniel Chen Rockwell International Science Center P.O. Box 1085 Thousand Oaks, CA 91360	1
Code 5211	1		
Code 5220	1		
Defense Documentation Center Building 5, Cameron Station Alexandria, VA 22314	12	Mr. G. J. Gilbert MSC 100 Schoolhouse Road Somerset, NJ 08873	1
Dr. Y. S. Park AFAL/DHR Building 450 Wright-Patterson AFB, OH 45433	1	Drs. C. Krumn/C. L. Anderson Hughes Research Laboratory 3011 Malibu Canyon Road Malibu, CA 90265	1
ERADCOM DELET-M Fort Monmouth, NJ 07703	1	Mr. Lothar Wandinger ECOM/AMSEL/TL/IJ Fort Monmouth, NJ 07003	1
Texas Instruments M.S. 105/W. Wisseman P. O. Box 5936 Dallas, TX 75222	1	Dr. Harry Wieder Naval Ocean Systems Center Code 922 271 Catalina Blvd. San Diego, CA 92152	1
Commanding Officer Office of Naval Research Branch Office 1030 East Green Street Pasadena, CA 91101	1	Dr. William Lindley MIT Lincoln Laboratory F124A P.O. Box 73 Lexington, MA 02173	1
Dr. M. Malbon Avantek, Inc. 3175 Bowers Avenue Santa Clara, CA 95051	1	Mr. Sven Roosild AFCRL/LQD Hanscom AFB, MA 01731	1
Dr. R. Bell, K 101 Varian Associates 611 Hansen Way Palo Alto, CA 94304	1		

Commander U.S. Army Electronics Command V. Gelnovatch (DRSEL-TL-IC) Fort Monmouth, NJ 07703	1	Commander Harry Diamond Laboratories 2800 Powder Mill Road Adelphia, MD 20783 Attn: Mr. Horst W. A. Gerlach	1
RCA Microwave Technical Center Princeton, NJ 08540 Attn: Dr. F. Sterzer	1	Advisory Group on Electron Devices 201 Varick Street, 9th floor New York, NY 10014	1
Hewlett-Packard Corporation Page Mill Road Palo Alto, CA 94306 Attn: Dr. Robert Archer	1	D. Claxton M5/1170 TRW Systems One Space Park Redondo Beach, CA 90278	1
Watkins-Johnson Co. E. J. Crescenzi, Jr./ K. Niclas 3333 Hillview Avenue Stanford Industrial Park Palo Alto, CA 94304	1	Profs. Hauser & Littlejohn Dept. of Electrical Engineering North Carolina State University Raleigh, NC 27607	1
Commandant Marine Corps Scientific Advisor (Code AX) Washington, D. C. 20380	1	ARACOR 1223 E. Arques Avenue Sunnyvale, CA 94086 Attn: T. Magee	1
Communications Transistor Corp. 301 Industrial Way San Carlos, CA 94070 Attn: Dr. W. Weisenberger	1	AIL Tech 612 N. Mary Avenue Sunnyvale, CA 94086 Attn: G. Vendelin	1
Microwave Associates Northwest Industrial Park Burlington, MA 01803 Attn: Drs. F. A. Brand/J. Saloom	1		
Commander, AFAL AFAL/DHM Wright-Patterson AFB, OH 45433 Attn: Mr. Richard L. Remski	1		
Professor Walter Ku Phillips Hall Cornell University Ithaca, NY 14853	1		