

AD-A082 449

TEXAS INSTRUMENTS INC DALLAS

F/O 9/2

AN ANALOG CCD REFORMATTING MEMORY EMPLOYING TWO-DIMENSIONAL CHA--ETC(U)
DEC 79 R J KANSY F19628-77-C-0234

F19628-77-C-0234

UNCLASSIFIED

RADC-TR-79-294

NL

1 of 1
-AD-
4082469

END
DATE
FILMED
5-80
DYIC

LEVEL II

12
nm



RADC-TR-79-294
Interim Report
December 1979

**AN ANALOG CCD REFORMATTING
MEMORY EMPLOYING TWO-DIMENSIONAL
CHARGE TRANSFER**

Texas Instruments, Incorporated

Robert J. Kansy

DTIC
SELECT
S APR 2 1980

C

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

ROME AIR DEVELOPMENT CENTER
Air Force Systems Command
Griffiss Air Force Base, New York 13441

ADA082449


FILE COPY

80 1 1 04

This report has been reviewed by the RADC Public Affairs Office (PA) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nations.


RADC-TR-79-294 has been reviewed and is approved for publication.

APPROVED:



VIRGIL E. VICKERS
Project Engineer

APPROVED:



ROBERT M. BARRETT, Director
Solid State Sciences Division

FOR THE COMMANDER:



JOHN P. HUSS
Acting Chief, Plans Office

If your address has changed or if you wish to be removed from the RADC mailing list, or if the addressee is no longer employed by your organization, please notify RADC (ESE), Hanscom AFB MA 01731. This will assist us in maintaining a current mailing list.

Do not return this copy. Retain or destroy.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

19 REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM	
1. REPORT NUMBER RADC-TR-79-294	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER	
4. TITLE (and Subtitle) AN ANALOG CCD REFORMATTING MEMORY EMPLOYING TWO-DIMENSIONAL CHARGE TRANSFER		5. TYPE OF REPORT & PERIOD COVERED Interim Report	
6. PERFORMING ORG. REPORT NUMBER N/A		7. CONTRACT OR GRANT NUMBER(s) F19628-77-C-0234 new	
8. AUTHOR Robert J. Kansy		9. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 62702F 46001021	
10. PERFORMING ORGANIZATION NAME AND ADDRESS Texas Instruments Incorporated Dallas TX 75265		11. CONTROLLING OFFICE NAME AND ADDRESS Deputy for Electronic Technology (RADC/ESE) Hanscom AFB MA 01731	
12. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) Same		13. REPORT DATE Dec 1979	
14. SECURITY CLASS. (of this report) UNCLASSIFIED		15. DECLASSIFICATION DOWNGRADING SCHEDULE N/A	
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited.			
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report) Same			
18. SUPPLEMENTARY NOTES RADC Project Engineer: Virgil E. Vickers RADC/ESE			
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Analog CCD reformatting memory Two-dimensional charge transfer array Integrated demultiplexer-multiplexer access			
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) An analog DDC reformatting memory has been designed and fabricated using an N-channel double level polysilicon gate process. This unique CCD structure employs two-dimensional charge transfer cells in a 32x32 element array which is accessed by means of integrated CCD demultiplexer and multiplexer structures resulting in greater dynamic range than observed in previous line-addressed designs. The design and operation of this structure are discussed, and examples of application in signal processor architectures are described.			

DD FORM 1 JAN 73 1473

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)


341,150

TABLE OF CONTENTS

<u>SECTION</u>		<u>PAGE</u>
I	INTRODUCTION	1
II	ALTERNATIVE MEMORY ARCHITECTURES	6
III	MEMORY ARRAY DESIGN	10
IV	EXPERIMENTAL RESULTS	16
V	APPLICATION EXAMPLE	25
VI	CONCLUSIONS	29
	REFERENCES	30

LIST OF ILLUSTRATIONS

<u>FIGURE</u>		<u>PAGE</u>
1	Video Reformatting in Radar Doppler Processor	3
2	CCD Analog Signal Processor Architectures	5
3	Signalling Waveform in the Matched Filter	7
4	Line Addressed Reformatting Memory Organization	8
5	Organization of the Two-Dimensional Reformatting Memory	11
6	Representation of the Two-Dimensional Charge Transfer Cell	13
7	Photomicrograph of the Two-Dimensional Transfer Cell	14
8	Channel and Gate Levels of the Demultiplexer Structure	15
9	Photomicrograph of the Demultiplexer - Memory Array Interface	17
10	Channel and Gate Levels of the Multiplexer	18
11	Photomicrograph of the Multiplexer - Memory Array Interface.	19
12	Photomicrograph of the 32 x 32 Element Reformatting Memory Chip	20
13	SPS Operation of the Memory at 1 MHz	22
14	Reformatting Operation of the Memory at 1 MHz	23
15	DC Response in Reformatting Mode Showing Fixed Pattern Noise Components	24
16	Radar Simulator Output Waveforms	26
17	Memory and CZT Output Waveforms.	27



I. INTRODUCTION

Advancements in charge-coupled device technology have resulted in the addition of a number of new components for analog signal processing applications. The most promising developments in this field are the integrated chirp Z-transform (CZT)¹ and the digital-analog correlator,² both of which capitalize on the tremendous effective computational power of analog transversal filters in order to accomplish complex signal processing functions with modest volume, weight and power dissipation. These devices can be thought of as linear operators which transform a fixed length input record V into an output record U of identical length according to $U=LV$. In the case of the chirp Z-transform, L corresponds to the discrete Fourier transform operator via the chirp Z algorithm, while in the digital-analog correlator L corresponds to a programmable scalar product operator.

Unfortunately, in a number of potentially interesting applications the input data sequence does not occur in the form of consecutive, fixed length input records. A particularly illustrative example is the case in which it is desired to utilize the CZT processor to accomplish doppler resolution of the returns in a pulsed radar system. The situation is illustrated in Figure 1a which shows the radar video in each transmitter pulse repetition interval (PRI) subdivided into range bins which are dictated by the range resolution of the radar circuitry.

In order to accomplish the doppler processing, the returns in each range bin must be analyzed over a number of PRIs dictated by the number of points in the transform. Use of an integrated CZT processor in this application requires that the input record be sequential in PRIs, whereas the radar video is sequential in range bins. Figures 1b through 1e illustrate the problem.

The radar video shown in Figure 1b is low pass filtered and sampled at a rate commensurate with the range resolution resulting in Figure 1c. For illustrative purposes a constant amplitude return (stationary target) is shown in range bin 1 and a time varying return (moving target) is shown in range bin 3. The serial video consists of 4 records, each of length 8 which are grouped in a 4x8 matrix format in Figure 1d. The rows correspond to pulse intervals and columns to range bins within each interval. If we consider Figure 1d as representing the contents of a 4x8 memory array into which the sampled video was loaded on a row-by-row basis, then it can be seen that the desired reformatting operation consists in reading the contents of the memory column-by-column. This results in 8 records, each 4 samples in length and each sequential in pulse interval, as required for doppler processing and shown in Figure 1e.

It can be shown that the minimum number of storage locations required to accomplish the reformatting operation on M records of length N is $(N-1)(M-1)$. However, the access and transfer control requirements for a CCD memory of this type are quite complex. Considerable simplification results from the use of a MxN array as illustrated in Figure 1, in that all access and transfer operations can be made to occur either sequentially or in parallel.

The configuration of the hypothetical doppler processor subsystem is shown in Figure 2a. A dual channel analog reformatting memory allows in-phase (I) and quadrature (Q) video components from a coherent radar to be used in conjunction with a complex CZT processor in order to preserve the sense of the doppler




Figure 1. Video Reformatting in Radar Doppler Processor

information (approaching vs. receding targets). One aspect which is particularly crucial in the complex doppler processor involves gain tracking between the I and Q reformatting memories. In order to ensure that the doppler image response (having doppler sense opposite that of the target) is sufficiently attenuated, the gain between I and Q channels must continually track to within limits given by

$$20 \log_{10} \left[\frac{A_I + A_Q}{|A_I - A_Q|} \right] > DR \quad (1)$$

where DR is the desired processor dynamic range in dB.

Two additional processor architectures are illustrated in Figure 2 which use an MxN reformatting memory to expand the capabilities of the chirp Z-transform and the digital-analog correlator. Figure 2b illustrates the use of the MxN reformatting memory between N-point and M-point chirp Z-transform processors to perform the analog two dimensional discrete Fourier transform (DFT) of an MxN element array. The DFT of a finite area sequence $f(m,n)$ is


$$F(k,l) = \sum_{m=0}^{M-1} \sum_{n=0}^{N-1} f(m,n) \exp[-j2\pi(\frac{km}{M} + \frac{ln}{N})] \quad (2)$$

The two dimensional DFT can be interpreted in terms of the one dimensional DFT by expressing the above as


$$F(k,l) = \sum_{m=0}^{M-1} G(m,l) \exp(-j2\pi \frac{km}{M}) \quad (3)$$

where


$$G(m,l) = \sum_{n=0}^{N-1} f(m,n) \exp(-j2\pi \frac{ln}{N}) \quad (4)$$



a) DOPPLER PROCESSOR



b) TWO-DIMENSIONAL CZT



c) MN-STAGE PROGRAMMABLE MATCHED FILTER

Figure 2. CCD Analog Signal Processor Architectures

$G(m, l)$ corresponds to an N -point one dimensional DFT for each value of m , i.e., it consists of M one dimensional transforms, one for each row of $f(m, n)$. The two dimensional DFT $F(k, l)$ is then obtained by performing N one dimensional transforms on the reformatted columns of the sequence $G(m, l)$.

In Figure 2c the CZT processors have been replaced with M -stage and N -stage digital-analog correlators, resulting in a fully programmable matched filter having MN stages. The approach is based on a signaling waveform consisting of a code withing a code, as illustrated in Figure 3. The inner code (S_1) is shown as a triangular waveform and the outer code (S_2) is a binary pseudorandom sequence but both are, in general, arbitrary waveforms determined by the digital references in the digital-analog correlators. The time-bandwidth product of the processor is MN .

As is seen in Figure 2, an analog reformatting memory represents another important building block in the CCD signal processing repertoire which expands the capabilities of the CZT and digital-analog correlator devices. This paper describes the development of an analog reformatting memory which employs two-dimensional charge transfer cells in order to achieve high performance and maintain dynamic range.

II. ALTERNATIVE MEMORY ARCHITECTURES

Analog CCD reformatting memories have been recently applied in high speed doppler processors in conjunction with surface acoustic wave device chirp transform processors.³⁻⁶ These memories are predominately line-addressed CCD structures utilizing N delay lines each having M stages. A typical configuration is shown in Figure 4, again using the 4×8 format as an example. The individual CCD input and output circuits are commutated, usually by means of on-chip MOS circuitry.





Figure 3. Signalling Waveform in the Matched Filter
 a) Inner Code, b) Outer Code, c) Composite



The memory is loaded in a row-by-row fashion by commutating the input circuit, at the desired sampling rate. After each row has been entered, it is transferred one stage toward the output. When the memory is filled, delay line 1 contains the samples from range bin 1, delay line 2 contains those from range bin 2, etc. Reformatting is accomplished by emptying the array column-by-column using the output commutator. Since data cannot generally be entered during this output phase, the duty cycle of this configuration is limited to 50%.

Note that the inverse operation is possible in square arrays, in which data can be entered column-by-column during the output phase of one reformatting operation, then emptied row-by-row during the input phase of the next. This specific case results in 100% duty cycle, however, the key limitation in the CCD delay line approach is the fixed pattern gain and offset variations that occur among the delay lines due to MOS threshold voltage variations and, to a lesser extent, CTE variations.⁶ In the doppler processor application, these result in gain and offset variations among the length M output records in the column-output mode, and among samples in each record in the row-output mode. The former may be tolerated in some applications, however, the latter usually results in an intolerable signal to noise degradation. In the case of the 2-dimensional CZT and the MN stage matched filter, both effects contribute to degradation of dynamic range.

Since the reformatting operation consists in interchanging row and column transfer of the stored data sequence, the most direct realization of a CCD reformatting memory involves a structure in which charge can be transferred either vertically (row-by-row) or horizontally (column-by-column) in the array.⁷ The structures controlling the two dimensional charge transfer operation are complicated, and the potential advantages of this direct realization are lost in the higher risks associated with the sophisticated design. In addition, there

is no performance advantage over line addressed structures if individual input and output cells are employed at the edge of the array. However, the two dimensional transfer approach offers the potential for substantially improved performance with the integration of a CCD multiplexer and demultiplexer to provide serial interfaces with the memory array. A block diagram of the structure appears in Figure 5. The input demultiplexer performs a serial-to-parallel conversion and loads the memory array row-by-row. During the load cycle charge is transferred vertically in the array. When all rows have been loaded, the array is switched to a horizontal transfer mode and the output multiplexer performs the required parallel-to-serial conversion of the data stored in each column. The resulting CCD structure has a single input port (voltage-charge conversion) and a single output port (charge-voltage conversion). All intermediate data manipulations involve CCD-type charge transfers. Thus, the sources of the fixed pattern variations which cause degraded dynamic range in the line - addressed structures have been eliminated and there is potential for thermal noise limited dynamic range over the entire reformatted data array (MN samples).

In square arrays ($M=N$) an additional demultiplexer can be added at the left of the memory array in Figure 5, and an additional multiplexer added at the bottom to allow simultaneous loading and unloading. Full duty cycle is thereby achieved and, in addition, the array can be operated as a serial-parallel-serial (SPS) delay line. The latter feature greatly simplifies device evaluation.

III. MEMORY ARRAY DESIGN

Because of the potential for greatly expanded signal processing capabilities, and based on previous experience with line-addressed structures,⁵ a development program was initiated to design an analog CCD reformatting memory using the two-dimensional charge transfer approach. The specifications chosen for the prototype memory include a 32x32 element array size, dynamic range greater than




Figure 5. Organization of the Two-Dimensional Reformatting Memory

40 dB, high speed operational capabilities and compatibility with the current double-level self-aligned polysilicon gate process. This process includes self aligned well implants to allow fabrication of two-phase CCDs.

The key design consideration is mating the multiplexer and demultiplexer structures to the two dimensional transfer cells. Sequin⁷ has shown that at least three independent electrode systems are required to accomplish two dimensional charge transfer. In addition, he has developed a diagonally connected electrode scheme which is compatible with two-level gate structures and requires no interlevel contacts inside the array. Unfortunately, the clocking scheme and the structure of this optimal architecture make the multiplexer and demultiplexer designs extremely complex. In order to simplify these critical interfaces, a more straightforward two dimensional cell design was adopted which relies on interlevel interconnects within the array. The structure is similar to a 3-gate level design discussed by Sequin [Ref. 7, Figure. 5b], and is shown pictorially in Figure 6. The cell consists of two interleaved two-phase CCDs which share a common phase. The V and H transfer gates are both first level polysilicon electrodes. The H gates are continuous polysilicon in the vertical direction, and columns are interconnected with metal. The V gates rely solely on metal interconnects. The common phase is second level polysilicon which completely covers the array except for the openings required for contact to the first level gates. Figure 7 is a photomicrograph showing the important features of the two dimensional transfer cell. The cell dimensions are 2.0 mils x 2.0 mils and are dictated by the minimum intralevel gate spacing and charge capacity considerations. The interconnects are redundant to provide a measure of protection against a few open metal lines.

The demultiplexer and multiplexer structures were realized as 4-phase devices having 0.5 mil gate lengths in order to match the two dimensional cell spacing. Channel and gate levels of the demultiplexer are illustrated in Figure 8. The




Figure 6. Representation of the Two-Dimensional Charge Transfer Cell




Figure 7. Photomicrograph of the Two-Dimensional Transfer Cell




Figure 8. Channel and Gate Levels of the Demultiplexer Structure

parallel transfer is accomplished by inhibiting the ϕ_3 clock and enabling the XFR gate. Charge stored beneath the ϕ_2 electrode is then transferred to the XFR gate and subsequently to the second level gate in the two dimensional transfer cell. The interface between the ϕ_2 and XFR electrodes is slanted to provide increased gate width and to minimize charge trapping in the demultiplexer which could degrade CTE during the serial load operation. A photomicrograph showing the demultiplexer - memory array interface appears in Figure 9. Note that incomplete charge transfer in the parallel transfer operation results only in an apparent attenuation of the signal, so long as the charge remaining in the demultiplexer is completely cleared during the subsequent load operation.

The channel and gate levels of the multiplexer structure are illustrated in Figure 10. The parallel transfer is accomplished between an extended second level memory array electrode and the ϕ_2 multiplexer gate by means of a short first level transfer gate. As in the demultiplexer, the interface is slanted to provide maximum channel width. An individual drain diode is included in each multiplexer cell and is connected to the extended output electrode by means of a short tab added to the adjacent first level memory array gate. This arrangement ensures clearing of any residual charge following the parallel transfer which would otherwise degrade the apparent CTE of the memory array. A photomicrograph showing the multiplexer - memory array interface appears in Figure 11.

Figure 12 is a photomicrograph of the complete 32x32 element memory. The entire structure is buried channel, with the exception of the demultiplexer input circuitry which is surface channel. The multiplexer channels are joined in a common output diode and charge sensing is accomplished with a standard reset amplifier configuration. The die dimensions are 112.5 mils x 114 mils.

IV. EXPERIMENTAL RESULTS

Successful operation of the memory has been achieved at clock rates exceeding



Figure 9. Photomicrograph of the Demultiplexer - Memory Array Interface




Figure 10. Channel and Gate Levels of the Multiplexer



Figure 11. Photomicrograph of the Multiplexer - Memory Array Interface




Figure 12. Photomicrograph of the 32 x 32 Element
Reformatting Memory Chip

5 MHz. This upper limit is presently dictated by the test circuitry used to generate the 15 clock waveforms necessary for 100% duty cycle operation. Figure 13 shows input and output waveforms for memory operation at 1 MHz in the SPS mode, corresponding to a 1024 stage shift register. Charge transfer efficiency (CTE) has been computed from the observed step response in this mode (assuming that it is dominated by demultiplexer and multiplexer transfers) and is greater than 0.9999 at 1 MHz.

Operation in the reformatting mode with 100% duty cycle at a 1 MHz rate is illustrated in Figure 14. Figure 14a shows the test waveform which is triggered once per frame (1024 cycles). Figure 14b shows memory output over two successive frames and demonstrates the full duty cycle capabilities. Figure 14c and d are expanded views of the output during the first frame and confirm the reformatting operation which, in this case, corresponds to a 32x time compression of the test waveform.

Figure 15 shows the memory output on a more sensitive scale with a dc input signal and illustrates that, although fixed pattern noise has been dramatically reduced (as compared to line addressed arrays) it has yet to be eliminated. Figure 15a corresponds with Figure 14b and shows a line-to-line fixed pattern offset distribution having an RMS value which is approximately 43 dB below the maximum peak to peak signal illustrated in Figure 14.

Figure 15b corresponds with Figure 14b and indicates excellent fixed pattern noise performance within each line (32 samples). A slight upward tilting of the waveform can be discerned which is due to a leakage current component. The tilt is caused by the fact that each consecutive sample in a line was stored in the two-dimensional array for one additional cycle.

The lack of an appreciable fixed pattern component in Figure 15b indicates that the component observed in Figure 15a is added in the input demultiplexers. It is currently believed that this component is caused by spatial variations in the surface potential beneath the ϕ_2 demultiplexer clock electrode which result in




Figure 13. SPS Operation of the Memory at 1 MHz. a) Input Waveforms, 0.5V/div, b) Memory Output, 0.05V/div. Horizontal scale 200 μ s/div





Figure 14. Reformatting Operation of the Memory at 1 MHz.
 a) Input Waveform, 0.5V/div, b) Memory Output 0.05V/div. Horizontal Scale 200 μs/div.
 c) Memory Output, 50 μs/div, d) Memory Output 5 μs/div.

a)



b)




Figure 15. DC Response in Reformatting Mode Showing Fixed Pattern Noise Components. a) Frame to Frame, 5 mV/div, 500 μ s/div, b) Line to Line, 5 mV/div, 5 μ s/div.

incomplete charge transfer into the memory array. (See Figure 8.) These variations can be caused by localized variations in substrated doping or surface state density, and further work is in progress to minimize them.

V. APPLICATION EXAMPLE

In order to demonstrate the application of the reformatting memory in analog signal processors, a breadboard version of the doppler processor shown in Figure 2a has been constructed. This subsystem uses two of the 32x32 memory arrays and an integrated 32 point CZT processor chip. The I and Q output signals from the CZT are squared and summed to provide the power density spectrum of a synthetic radar signal obtained from a specially constructed simulator. This simulator provides two phase coherent signals at 32 doppler frequencies which may independently occur in any of 100 available range bins. Because a full complex CZT is utilized, the maximum duty cycle is limited to 50%. A special memory timing circuit was constructed which permits synchronization of the memory and CZT with the simulator.

Figures 16, 17 and 18 illustrate the operation of the doppler processor. For these tests a clock rate of 100 KHz was utilized, resulting in a 1 ms PRI in the simulator. Figure 16 shows the simulator output with doppler signals inserted in range bins 5 and 25. The doppler rates are not indicated in the figure, however, they were adjusted to correspond to doppler bin 27 (843.75 Hz) in range bin 5 and doppler bin 5 (156.25 Hz) in range bin 25. Figures 17 (a-c) show the output from I and Q memories and the CZT for 1 frame (32 PRIs). The intensified portion of the traces are shown in Figure 17 (d-f) and correspond to range bins 0 through 9. The reformatted doppler signal can be observed in range bin 5, as can the single output sample from the CZT during the corresponding transform interval. Note the appreciable slope in the memory output waveforms in adjacent range bins caused by integration of leakage current over the long




Figure 16. Radar Simulator Output Waveforms
a) In Phase component, b) Quadrature
Component





Figure 17. Memory and CZT Output Waveforms. a) Memory I Output, 1V/div, b) Memory Q Output, 1V/div, c) CZT Output 0.5V/div. Horizontal Scale 5 ms/div. d), e), and f) Show Intensified Portion of Top Photograph, Horizontal Scale 1 ms/div.

a)



b)




Figure 18. Detailed Memory and CZT Output Waveforms
a) Range bin 5, b) Range bin 25.
Horizontal Scale 500 μ s/div.

(32 ms) frame interval.

Figure 18a shows details of the memory and CZT output waveforms in range bin 5. Due to an error in coding CCD filter tap weights on the CZT chip, the sequence of doppler bins is 31, 0, 1, 2, ..., 30. A small dc offset marks doppler bin 0, and the doppler signal is found to occur, as expected, in bin 27. Figure 18b shows identical waveforms for range bin 25, and the doppler output from the CZT is seen in bin 5. In figure 18a and 18b the memory waveforms appear to be the same because of aligning, however, the phase information has been preserved resulting in the proper frequency output from the CZT. The dynamic range of the CZT chip is 50 dB, although this is reduced by the external analog multipliers used to obtain the power density spectrum shown in the figures.

The circuitry included in these preliminary tests occupies a volume of approximately .06 cu.ft. and dissipates about 5.7 watts. A considerable reduction in power dissipation can be obtained by more complete integration of the support circuitry required by the memory chips.

Preliminary results from a breadboard version of the two-dimensional CZT circuit shown in Figure 2b have been presented elsewhere.⁸ This circuit is being evaluated for signal processing applications, and more detailed performance results will be presented at a later date.

VI. CONCLUSIONS

The design of a high performance, low noise analog CCD reformatting memory has been described which utilizes two dimensional charge transfer. This unit has been shown to be an important addition to the growing list of CCD signal processing circuits which expands the capabilities of units such as the chirp Z-transform and digital-analog correlator. Although dynamic range is currently limited by fixed pattern offsets which are apparently generated at the demultiplexer-memory array interface, the observed performance is vastly superior to that seen in line-addressed versions.

REFERENCES

1. W. L. Eversole, D. J. Mayer, P. W. Bosshart, M. deWitt, C. R. Hewes, and D. D. Buss, "A Completely Integrated Thirty-Two Point Chirp Z Transform," IEEE Journ. Solid-State Circuits, SC-13, pp. 822-831, Dec. 1978.
2. D. J. Mayer, W. L. Eversole, C. R. Hewes, and H. F. Benz, "A Programmable CCD Correlator for Pattern Classification," SPIE Technical Symposium, Washington, April 1979.
3. J. B. G. Roberts, R. Eames, and R. F. Simons, "A CCD SAW Processor for Pulse Doppler Radar Signals," Proceedings of 1975 International Conference on the Application of Charge Coupled Devices, San Diego, October 1975, pp. 295-300.
4. J. B. G. Roberts, R. Eames, D. V. McCaughan, and R. F. Simons, "A Processor for Pulse-Doppler Radar," IEEE Journal of Solid State Circuit, Vol. SC-11, No. 1, Feb. 1976, pp. 100-104.
5. R. J. Kansy, R. C. Bennett, W. H. Bailey, and L. H. Ragan, "An Analog Doppler Processor using CCD and SWD Technologies," 1977 Ultrasonics Symposium Proceedings, IEEE Cat. No. 77CH1264-1SU, pp. 952-956.
6. W. H. Bailey, R. J. Kansy, R. A. Kempf, R. C. Bennet and J. L. Owens, "A Complementary CCD/SAW Radar Signal Processor," Proc. 1978 International Conference on the Application of Charge Coupled Devices, San Diego, October 1978, pp. 3B-41 to 3B-52.
7. C. H. Seguin, "Two Dimensional Charge Transfer Arrays," IEEE Journal of Solid State Circuits. Vol. SC-9, No. 3 June 1974, pp. 134-142.
8. W. L. Eversole, D. J. Mayer, and R. J. Kansy, "A CCD Two-Dimensional Transform," Proc. 1978 International Conference on the Application of Charge Coupled Devices, San Diego, October 1978, pp. 3B-31 to 3B-40.