

AD-A086 336

TRW DEFENSE AND SPACE SYSTEMS GROUP REDONDO BEACH CA F/G 9/5
SURFACE ACOUSTIC WAVE MICROWAVE OSCILLATOR AND FREQUENCY SYNTHESIS--ETC(U)
JUN 80 D J DODSON, M Y HUANG DAAB07-78-C-2992

UNCLASSIFIED

DELET-TR-78-2992-3

NL

[1 of 1]
AD
407965.56


END

DATE

FILED

8-80

DTIC



MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A



LEVEL

108-2-351

12

RESEARCH AND DEVELOPMENT TECHNICAL REPORT

DELET-TR-78-2992-3

**SURFACE ACOUSTIC WAVE MICROWAVE OSCILLATOR AND FREQUENCY
SYNTHESIZER**

D. J. Dodson, M. Y. Huang
TRW Inc
One Space Park
Redondo Beach, CA 90278

DTIC
EXCISE
JUL 8 1980
C

June 1980

Third Interim Report for Period 1 Oct 1979 - 1 April 1980

Approved for Public Release;
Distribution Unlimited

Prepared for:
ELECTRONICS TECHNOLOGY & DEVICES LABORATORY

ERADCOM

**US ARMY ELECTRONICS RESEARCH & DEVELOPMENT COMMAND
FORT MONMOUTH, NEW JERSEY 07703**

80 7 7 030

HISA-FM 196-78

ADA 086336

DDC FILE COPY

NOTICES

Disclaimers

The citation of trade names and names of manufacturers in this report is not to be construed as official Government indorsement or approval of commercial products or services referenced herein.

Disposition

Destroy this report when it is no longer needed. Do not return it to the originator.



RESEARCH AND DEVELOPMENT TECHNICAL REPORT
DELET-TR-78-2992-3

**SURFACE ACOUSTIC WAVE MICROWAVE OSCILLATOR AND FREQUENCY
SYNTHESIZER**

D. J. Dodson, M. Y. Huang
TRW Inc
One Space Park
Redondo Beach, CA 90278

**DTIC
ELECTE**
S JUL 8 1980 **D**
C

June 1980

Third Interim Report for Period 1 Oct 1979 - 1 April 1980

Approved for Public Release;
Distribution Unlimited

Prepared for:
ELECTRONICS TECHNOLOGY & DEVICES LABORATORY

ERADCOM

US ARMY ELECTRONICS RESEARCH & DEVELOPMENT COMMAND
FORT MONMOUTH, NEW JERSEY 07703

HISA-FM 196-78

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

14 REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER 18 DELET-TR-78-2992-3	2. GOVT ACCESSION NO. AD-A086336	3. RECIPIENT'S CATALOG NUMBER 9 no. 3
4. TITLE (and Subtitle) 6 Surface Acoustic Wave Microwave Oscillator and Frequency Synthesizer.		5. TYPE OF REPORT AND PERIOD COVERED Interim Report, Oct 1979 - 1 Apr 1980
7. AUTHOR(s) 10 D. J. Dodson, M. Y. Huang		8. CONTRACT OR GRANT NUMBER(s) 15 DAAB-7-78-C-2992
9. PERFORMING ORGANIZATION NAME AND ADDRESS TRW Inc. DSSG One Space Park Redondo Beach, California 90278		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 612705.H94.A1.11.01
11. CONTROLLING OFFICE NAME AND ADDRESS Director, US Army Electronics Tech & Devices Lab ATTN: DELET-MM Fort Monmouth, NJ 07703		12. REPORT DATE Jun 1980
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)		13. NUMBER OF PAGES
15. SECURITY CLASS. (of this report) UNCLASSIFIED		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report) Approved for Public Release; Distribution Unlimited.		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Surface Acoustic Wave Devices SAW Oscillator SAW Synthesizer SAW Bandpass Filters		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) The objective of the program is the development of Surface Acoustic Wave (SAW) oscillator and synthesizer technology. The two year effort is planned as follows: Task I - Development of SAW devices for oscillator applications at microwave (L-band) frequencies. Emphasis to be placed on achieving wideband tuning capabilities, improved oscillator stability performance and reduced power requirements. Task II - Investigate UHF surface acoustic wave devices which can best impact on synthesizer performance parameters such as: switching speed,		

DD FORM 1473

JAN 73 EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

minimum frequency step size, total achievable bandwidth, short, medium and long term stability as well as maximum suppression of spurious mode level. Concurrently promising new synthesizer designs will be studied on the basis of these designs to arrive at target specification in a package providing a significant reduction in size, weight and power consumption.

Since Task I was completed prior to this reporting period, during the third six months of the program design of the synthesizer circuitry was largely completed. SAW delay line/filters to be used in both the injection locked SAW oscillators and in the SAW Filter Bank have been designed and are being fabricated. The design of the delay lines was based partially on an investigation of the injection locking properties of SAW oscillators. RF/LSI circuitry has been processed and is currently being tested. Tests of the SP4T switch indicate a new package will be required to provide adequate isolation. This package has been designed and is being fabricated. Tests of the mix-and-divide chip have just begun. Design of the Output Module is complete and a breadboard circuit has been tested.

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

TABLE OF CONTENTS

	Page
1. SUMMARY	1
2. PROGRESS	5
a. Tone Generation Module	5
(1) Injection Locking Properties of SAW Oscillators	5
(2) SAW Delay Line Design	13
b. Synthesizer Module	16
(1) RF/LSI Switch	16
(2) Mix-and-Divide Chip	26
c. Output Module	26
(1) Frequency Doubler	26
3. CONCLUSIONS	38

Accession For	
NTIS GRA&I	
RDC TAB	
Unannounced	
Justification	
By	
Distribution/	
Availability Codes	
Dist	Avail and/or special
A	

LIST OF FIGURES

<u>Figure No.</u>		<u>Page</u>
1-1	Synthesizer with Independent SAW Oscillators	3
2-1	SAW #1 Amplitude and Phase Response	7
2-2	SAW #2 Amplitude and Phase Response	8
2-3	SAW #5 Amplitude and Phase Response	9
2-4	SAW #6 Amplitude and Phase Response	10
2-5	Oscillator Bandwidth vs Injection Locking Signal Power	11
2-6	Injection Locked SAW Oscillator Bandwidth vs Passband Phase Slope	12
2-7	Split Finger Electrode Configuration	15
2-8	Reflection Coefficient, Channels 1, 2 & 3	17
2-9	Reflection Coefficient, Channel 0 and Output	18
2-10	RF/LSI SP4T Switch, Channel 0	19
2-11	RF/LSI SP4T Switch, Channel 1	20
2-12	RF/LSI SP4T Switch, Channel 2	21
2-13	RF/LSI SP4T Switch, Channel 3	22
2-14	RF/LSI SP4T Switch, Switching Speed	23
2-15	Coplanar Waveguide with Ground Plane	24
2-16	Impedance vs Ground Plane Proximity for Coplanar Waveguide	25
2-17	Output Module	28
2-18	Output Module Gain/Power Distribution	29
2-19	Frequency Doubler Design	30
2-20	Frequency Doubler - Power Out vs Power In	32
2-21	Frequency Doubler - Output vs Frequency	33
2-22	P_{OUT} vs P_{IN} at 704 MHz - Breadboard Output Module	35
2-23	P_{OUT} vs Frequency - Breadboard Output Module	36

LIST OF TABLES

<u>Table No.</u>		<u>Page</u>
1-1	Contract Specifications	2
2-1	SAW Design Parameters	14
2-2	Specification vs Expected Performance	14
2-3	ADM-1 Performance Summary (S/N 002)	27
2-4	Frequency Doubler Requirements vs Capabilities Summary	34
2-5	Frequency Synthesizer Output Module Specifications (+25°C AMB)	37

1. SUMMARY

This report covers the technical progress on program DAAB07-78-C-2992, Surface Acoustic Wave Microwave Oscillator and Frequency Synthesizer, for the period of October 1979 through March 1980. The object of the program is the development of Surface Acoustic Wave (SAW) oscillator and synthesizer technology. The incorporation of SAW technology in oscillators and frequency synthesizers will produce stable, small, light weight, low cost circuits which will be well-suited for tactical employment. The oscillator phase of the program has been completed and the results described in the second Interim Technical Report. This six-month period has been devoted to the development of a frequency synthesizer.

The synthesizer under development will be representative of that required for a JTIDS Class 3 type system. Design goals are shown in Table 1-1. TRW's approach to meeting these requirements is shown in Figure 1-1. As this block diagram indicates, the synthesizer consists of three functional modules: the Tone Generation Module, Synthesizer Module, and Output Module. The Tone Generation Module consists of four SAW oscillators generating 486, 526.5, 567, and 607.5 MHz. These oscillators are injection locked to the output of a comb generator which in turn is driven by a reference 40.5 MHz clock. The outputs of the SAW oscillators are fed to the Synthesizer Module, where they are first filtered in a SAW filter bank and then used to drive RF/LSI mix-and-divide circuitry. RF/LSI circuitry in the Synthesizer Module consists of two circuit types, a SP3T switch and a mix-and-divide chip, each used in four places. The switches select among the tones from the Tone Generation Module and feed the selected tones to the various mix-and-divide chips. The combination of tones provides 81 potential outputs with 1.5 MHz spacings. This output is fed to the Output Module where it is doubled, amplified, and filtered.

During this reporting period progress has been made on the development of each module. A summary of the progress for this period is shown below:

1) Tone Generation Module

- a) An evaluation of the fundamental injection locking properties of SAW oscillators has been completed.
- b) Based on this evaluation, SAW delay lines for the SAW oscillators have been specified, designed, and are being fabricated.

Table 1-1. CONTRACT SPECIFICATIONS

<u>Parameter</u>	<u>Requirement</u>
Frequency Range	1296-1533 MHz
Step Size	3 MHz
Spurious Suppression	-68 dBc
Frequency Stability	1 x 10 ⁻⁹ /sec 1 x 10 ⁻⁸ /month
Phase Noise	65 dBc/Hz @ 100 Hz Offset 80 dBc/Hz @ 1 KHz Offset >120 dBc/Hz @ Noise Floor
Switching Speed	<1.0 μ s
Settling Time	<0.1 μ s
Output Level	10 dBm $\pm$ 1 dBm
Size	10 in. ³
Power	5W
Voltages	N/S
Digital Control Levels	N/S




Figure 1-1. SYNTHESIZER WITH INDEPENDENT SAW OSCILLATORS

2) SAW Filter Bank

- a) The SAW filters used in the SAW Filter Bank are identical to the delay lines discussed above. These circuits have therefore been designed and are being fabricated.

3) Synthesizer Module

- a) Processing and testing of the switch are complete. The circuit is now being repackaged.
- b) Test of the mix-and-divide circuit (ADM-1) is in progress.

4) Output Module

- a) Design of the frequency doubler is complete.
- b) Conceptual design of the output module is complete.
- c) Test results on a similar breadboard (non-optimized) module show excellent characteristics.

2. PROGRESS

a. Tone Generation Module

(1) Injection Locking Properties of SAW Oscillators

As part of a parallel independent investigation in this technology area, the injection locking properties of SAW oscillators have been investigated. Injection locking bandwidth is generally expressed in terms of circuit Q and a ratio of injected and oscillator output voltages:

$$BW = \frac{\omega_o(E_1)}{Q(E_o)} = \frac{\omega_o(P_1)}{Q(P_o)}^{1/2}$$

where

E_1, P_1 = injected voltage or power

E_o, P_o = oscillator output voltage or power

ω_o = oscillator frequency

Q = oscillator output circuit Q .

This expression is based on Adler's¹ formulation of injection locking. Taking Adler's theory, we proceeded to modify it for injection locked SAW oscillators. We first note that phase slope is a more suitable measure of SAW filter properties than circuit Q .

Q is defined as the ratio of the oscillator frequency to half power bandwidth.

For a single tuned circuit, textbooks give

$$\tan \phi = 2Q \left(\frac{\omega - \omega_o}{\omega_o} \right)$$

For small angles, the tangent function can be approximated as

$$\phi = 2Q \left(\frac{\omega - \omega_o}{\omega_o} \right)$$

Defining A as the phase slope, $\frac{d\phi}{d\omega}$,

$$A \approx \frac{\Delta\phi}{\Delta\omega} = \frac{2Q}{\omega_o}$$

¹Robert Adler, "A Study of Locking Phenomena in Oscillators", Proc. IRE and Waves and Electrons, June 1946, pp. 351-357.

Substituting this relationship into Adler's equation,

$$BW = \frac{2}{A} \left(\frac{P_1}{P_0} \right)^{1/2}$$

However, P_1 and P_0 must be carefully defined when applied to a SAW oscillator since power is not injected into the circuit output but at a low power point in the loop. It appears that the significant parameter is the ratio of injected voltage to feedback voltage. With these considerations, injection locking bandwidth for a SAW oscillator can be restated as

$$BW = \frac{2}{A} \left(\frac{P_{INJ}}{P_{FB}} \right)^{1/2} \quad \text{or}$$

$$\Delta\omega = \frac{1}{A} \left(\frac{P_{INJ}}{P_{FB}} \right)^{1/2}$$

where

$\Delta\omega$ = one-sided injection locking bandwidth (in radians/sec)

A = phase slope

P_{INJ} = injection locking power

P_{FB} = oscillator feedback power at point of injection.

Based on this restatement of Adler's formula, SAW oscillators with delay lines of various phase slope have been characterized. Four oscillators were constructed using SAWs with passbands and phase slopes shown in Figures 2-1 through 2-4. Note the different phase slopes for these delay lines:

<u>SAW No.</u>	<u>°/MHz</u>
1	66.3
2	720
5	1200
6	144

The injection locking properties of these oscillators are shown in Figures 2-5 and 2-6. Figure 2-5 is a plot of measured injection locking bandwidth (two-sided) vs injection locking power for the four SAW filters. Note that increasing phase slope reduces injection locking bandwidth as predicted. Also these curves show the dependence of bandwidth on the square root of power as required by the theory. Figure 2-6 is a plot of the injection locking bandwidth equation with points measured from Figure 2-5 superimposed. This plot clearly shows the excellent agreement of injection locked SAW oscillators to Adler's theory as modified herein.

Figure 2-1. SAW #1 AMPLITUDE AND PHASE RESPONSE




Figure 2-2. SAW #2 AMPLITUDE AND PHASE RESPONSE




Figure 2-3. SAW #5 AMPLITUDE AND PHASE RESPONSE




Figure 2-4. SAW #6 AMPLITUDE AND PHASE RESPONSE




Figure 2-5. OSCILLATOR BANDWIDTH vs. INJECTION LOCKING SIGNAL POWER





Figure 2-6. INJECTION LOCKED SAW OSCILLATOR BANDWIDTH vs PASSBAND PHASE SLOPE



These measurements have shown that phase slope is a critical parameter in the design of SAW delay lines to be used in injection locked oscillators. Based on these measurements, specifications for the designs of the SAWs for this program have been generated. These designs are discussed in detail in the following section.

(2) SAW Delay Line Design

The SAW devices used in the frequency synthesizer tone generation module consist of four delay lines with center frequencies at 486, 526.5, 567.0 and 607.5 MHz. The specifications for these delay lines are such that techniques used in the design of delay lines for the microwave oscillator part of the program can be directly applicable. In the microwave oscillator SAW delay line design, each delay line consists of two identical transducers with split electrode configuration. The transducers operate at the third harmonic and the finger width stays well within the resolution limit of conventional photolithographic techniques. The design of the present delay lines is identical. One basic design is employed for the four different frequencies by simply scaling the dimensions according to the frequency ratios. The schematic of the delay line configuration is shown in Figure 2-7.

The substrate chosen for these delay lines is CT cut quartz with $\theta = 38^\circ$. The reason for using the CT cut instead of the ST is due to the fact that nearly half of the substrate surface in the SAW delay line region is covered with aluminum metallization. This metallization lowers the turnover temperature or the temperature at which the SAW center frequency exhibits minimum frequency change. With the presence of this metallization, the most temperature stable cut is no longer ST-cut but is CT-cut, when the proper metallization thickness is employed.

The design parameters including the metallization thickness are summarized in Table 2-1. Table 2-2 summarizes the specifications as compared to the expected performance characteristics.

Table 2-1. SAW Design Parameters

Center Frequency (MHz)	No. of Pairs Per Transducer	Acoustic Aperture (λ_0)*	Finger Width (μm)	Center-to-Center Separation Between Transducers (λ_0)	Al Metallization Thickness ($\text{\AA}$)
486.0	32	90	2.43	105	750
526.5	32	90	2.24	105	700
567.0	32	90	2.08	105	650
607.5	32	90	1.94	105	600

* λ_0 = Acoustic wavelength at the center frequency.

Table 2-2. Specification vs. Expected Performance

	Specification	Capability
Center Frequency	486.0, 526.5 567.0, 607.5	Compliance
Insertion Loss (dB)	≤ 25 dB Tuned	≤ 24 dB Tuned
Delay Time, τ (usec)	≤ 0.25	0.22, 0.20 0.19, 0.17
3 dB Bandwidth	$\leq 1/\tau^*$	Compliance

* Condition for single mode operation.




Figure 2-7. Split Finger Electrode Configuration

b. Synthesizer Module

The synthesizer module consists of four identical functions for selecting the desired frequency tone and mixing and dividing this tone. Each function consists of two RF/LSI chips, a switch, and a mix-and-divide (ADM) circuit. Although these two circuit functions could easily have been designed on the same wafer, they were fabricated on two physically separate wafers so additional electrical isolation could be obtained from the physical separation.

(1) RF/LSI Switch

The RF/LSI switch has been processed and tested. The circuit schematics were shown in the Second Interim Report and are not repeated here. The circuit has been designed to be a pin programmable SP3T or SP4T switch. Although the circuit will be used as a SP3T switch in the synthesizer, data on all four inputs is included in this report for completeness. The switch parameters which have been characterized include input and output reflection coefficient, transducer gain, bandwidth, switching speed and isolation.

Reflection coefficients are shown in Figures 2-8 and 2-9. The magnitude of the reflection coefficient for all ports is approximately .88. This represents approximately 13 dB mismatch loss and indicates the switch will require matching networks. Transducer gain is shown in Figures 2-10 through 2-13. In-band gain is between 2 and 5 dB (for an "ON" channel). Once matched, an "ON" channel will provide 15 to 18 dB of gain. Bandwidth is also shown in Figures 2-10 through 2-13. The 3 dB bandwidth is 600 MHz, and the switch shows available gain well beyond 1300 MHz.

Switching speed has been measured to be between 10 and 20 ns. Figure 2-14 shows oscilloscope photographs of both the switch command signal and the switched RF signal. The dot pattern representing the RF signal results from using a sampling scope. The RF signal for these measurements was approximately 500 MHz. Switching speeds of 20 ns are well within the synthesizer requirements.

NAME	TITLE REFLECTION COEFFICIENT, CHANNEL 1,2,3	DWG. NO.
SMITH CHART FORM 82-BSPR(9-66)	KAY ELECTRIC COMPANY, PINE BROOK, N.J. ©1966 PRINTED IN U.S.A.	DATE

IMPEDANCE OR ADMITTANCE COORDINATES

f = 300-1300 MHz




Figure 2-8.





Figure 2-10. RF/LSI SP4T SWITCH, CHANNEL 0 1/30/80



1/30/80

Figure 2-11 RF/LSI SP4T SWITCH, CHANNEL 1






Figure 2-12. RF/LSI SP4T SWITCH, CHANNEL 2



1/30/80

Figure 2-13. RF/LSI SP4T SWITCH, CHANNEL 3










Figure 2-14. RF/LSI SP4T SWITCH, SWITCHING SPEED

Isolation of the switch is far below the expected 70 dB. Measured isolation is typically 40 dB. Since this is far below the computer-predicted performance, tests have been run to evaluate the package isolation, which was found to be only 40 to 45 dB. A new switch package has since been designed and is being fabricated. The new packaging approach consists of the RF/LSI chip mounted on a coplanar waveguide (CPW) substrate. The substrate in turn is mounted in a hybrid package. Tests have been run on the isolation provided by this approach. Isolation in excess of 60 dB is assured. CPW is an ideal medium for launching onto differential RF/LSI circuitry. This transmission medium provides both a signal path and ground path at the chip interface and thereby enhances common mode rejection. Figure 2-15 shows a sketch of a CPW, basically a narrow strip with two ground planes running adjacent and parallel to the strip on the same side of a substrate. Classically, CPWs are characterized by their characteristic impedance and phase velocity calculated by assuming that the dielectric substrate is thick enough to be considered infinite.¹ However, in the current application, a ground plane is used not only adjacent to the conductor but on the other side of the relatively thin dielectric substrate. The analysis to calculate this perturbation has been developed at TRW² and is based on a finite difference method with a network elimination technique. Figure 2-16 shows the change in characteristic impedance for the particular geometry described in the figure as the ground plane (L_1) distance is moved closer to the dielectric. Very good agreement has been obtained between measurement and the calculations. By using this packaging concept, total isolation through the switch of more than 70 dB is expected.


Figure 2-15.
COPLANAR WAVEGUIDE
WITH GROUND PLANE



¹C. P. Wen, "Coplanar Waveguide: A Surface Strip Transmission Line Suitable for Nonreciprocal Gyromagnetic Device Applications", Vol. MTT-17, pp. 1087-1090, December, 1969.

²C. L. Chao, "Computation of Coplanar Waveguides", TRW IOC 76-7327-S-14, June, 1976.

Figure 2-16. IMPEDANCE vs GROUND PLANE PROXIMITY FOR COPLANAR WAVEGUIDE



(2) Mix-and-Divide Chip

The first of the mix-and-divide RF/LSI chips (ADM-1) have been fabricated and tests have just begun. In general, the chip does functionally perform, dividing the reference and mixing with the RF to produce an IF. Table 2-3 shows the preliminary data on the first chip measured (serial number 002). It was discovered that this chip only operates in the +3 mode. The spurious levels are higher than expected, but the data is too preliminary for any conclusions. The second chip (serial number 001), is just undergoing tests and does work in both the +3 and +4 configurations.

c. Output Module

The design of the Output Module is completed and a breadboard similar to the design has been fabricated and characterized. A schematic of the circuit is shown in Figure 2-17. The circuit is used to frequency double and amplify its input to produce a 1296 to 1536 MHz synthesizer output at a saturated power of +10.3 dBm. Operation of the circuit can be followed through Figure 2-18, which details gain and power distribution for the module. The input amplifier chain is used to amplify the Synthesizer Module output to approximately +13 dBm at the doubler input. The doubler doubles the input frequency with a conversion loss of approximately 12 dB. The amplifier/filter chain following the doubler amplifies the doubler output to a saturated level of approximately +10 dBm and filters out-of-band spurs. Packaged thin film amplifier modules are used to provide the desired gain. Pads shown throughout the module are used to eliminate mismatches between circuits and thereby assure circuit stability. As Figure 2-18 indicates, an input drive level of -22 dBm (minimum Synthesizer Module output power) produces a saturated +10.3 dBm output. Total noise power at the output will be less than -40 dBm.

(1) Frequency Doubler

To minimize cost, complexity, and to improve temperature performance, a passive diode doubler design was chosen. A schematic for the circuit is shown in Figure 2-19. In this design the diodes are driven from RF signals with 180° relative phase. Each of the diodes conducts for half a cycle resulting in full wave rectification. The output waveform is therefore rich in second-order harmonics. The 180° relative phase is provided by driving one diode from the center pin of TL₁ while driving the other from the jacket. Both transmission

I) CONVERSION GAIN/SATURATED POWER: +3 OPERATION

$P_{LO} = -15 \text{ dBm}$

Case 1: $F_{LO} = F_{RF} = 480 \text{ MHz}$

Case 2: $F_{LO} = 480 \text{ MHz}$
 $F_{RF} = 576 \text{ MHz}$

$P_{IN} \text{ (RF)}$ (dBm)	$P_{OUT} \text{ (IF)}$ (dBm)	Gain (dB)
-22.0	-17.0	+5.0
-20.0	-15.0	+5.0
-18.0	-13.5	+4.5
-16.0	-12.3	+3.7
-14.0	-11.5	+2.5
-12.0	-11.0	+1.0
-10.0	-10.3	-0.3

$F_{IF} = 640 \text{ MHz}$

$P_{IN} \text{ (RF)}$ (dBm)	$P_{OUT} \text{ (IF)}$ (dBm)	Gain (dB)
-22.0	-17.7	+4.3
-20.0	-16.0	+4.0
-18.0	-14.45	+3.55
-16.0	-13.20	+2.8
-14.0	-12.30	+1.7
-12.0	-11.80	+0.2
-10.0	-11.40	-1.4

$F_{IF} = 736 \text{ MHz}$

II) SPURIOUS SIGNAL LEVELS: +3 OPERATION

Case 1: $F_{LO} = F_{RF} = 480 \text{ MHz}$

Case 2: $F_{LO} = 480 \text{ MHz}$
 $F_{RF} = 576 \text{ MHz}$

$P_{IN} \text{ (LO)}$	$P_{IN} \text{ (RF)}$	Spur
-20 dBm	-20 dBm	~159.5 MHz, -40 dBm 318.9 MHz, -20.2 dBm 479.3 MHz, -20.3 dBm 799.1 MHz, -39.4 dBm 959.3 MHz, -36.2 dBm 1119.3 MHz, -43.8 dBm 1279.1 MHz, -43.7 dBm 1439.5 MHz, -47.7 dBm

$F_{IF} = 640 \text{ MHz at}$
 -15.9 dBm

$P_{IN} \text{ (LO)}$	$P_{IN} \text{ (RF)}$	Spur
-15 dBm	-20 dBm	~160.0 MHz, -55.2 dBm 256.2 MHz, -57.7 dBm 319.8 MHz, -50.2 dBm 415.7 MHz, -28 dBm 479.7 MHz, -48.2 dBm 575.7 MHz, -26.4 dBm 639.7 MHz, -49.9 dBm 800.2 MHz, -55.2 dBm 895.5 MHz, -49.7 dBm 959.6 MHz, -46.7 dBm 991.7 MHz, -57.8 dBm 1152 MHz, -59.4 dBm

$F_{IF} = 736 \text{ MHz at}$
 -16.20 dBm

III) DC POWER CONSUMPTION: +3 Mode

+5.0 VDC $I(s) = 96.4 \text{ mA}$
-5.0 VDC $I(s) = 71.3 \text{ mA}$
+10.0 VDC $I(s) = 26.2 \text{ mA}$

$P_{IN} = 1.101 \text{ W Total}$

IV. VSWR (MEASURED IN 50 OHM SYSTEM WITH ALTERNATE PORTS TERMINATED IN 50 OHMS).

PIN 2 $\Gamma_{LO \text{ PORT}} = 0.07$ VSWR = 1.15:1
PIN 6 $\Gamma_{RF \text{ PORT}} = 0.84$ VSWR = 11.5:1
PIN 12 $\Gamma_{IF \text{ PORT}} = 0.25$ VSWR = 1.7:1





Figure 2-17. OUTPUT MODULE

Figure 2-18.
OUTPUT MODULE GAIN/POWER DISTRIBUTION






Figure 2-19. FREQUENCY DOUBLER DESIGN

lines also serve as idlers for even-order harmonics and serve to suppress odd-order harmonics. As idlers, the transmission lines provide low impedance paths at odd-order harmonics.

The performance of the doubler is shown in Figures 2-20 and 2-21 and summarized in Table 2-4. The results indicate worst case spur level as -9 dBc for the third-order harmonic. The design has not been optimized for spur rejection to harmonically related spurs. (Unmatched diodes, an unbalanced power split, and improper phase at the diode inputs all contribute to the presence of harmonically related spurs at the output.) The spur performance for the non-optimized design is more than adequate in this circuit application.

Figure 2-20. FREQUENCY DOUBLER - POWER OUT vs POWER IN




Figure 2-21. FREQUENCY DOUBLER - OUTPUT vs FREQUENCY




Table 2-4. FREQUENCY DOUBLER REQUIREMENTS VS CAPABILITIES SUMMARY

ITEM NO.	PARAMETER DESCRIPTION	REQUIRED PERFORMANCE	CAPABILITY	COMMENTS
1	Input Frequency	648 - 768 MHz	600-800 MHz	
2	Input Drive Level	$\leq +15$ dBm	+13 dBm typ.	
3	Conversion Loss	<15 dB	11.5 dB typ.	
4	Harmonic Rejection f_1 (Fundamental) f_2 (Times 3)	>0 dBc >0 dBc	> -11 dBc > -9 dBc	Filters follow the doubler to reduce out-of-band spurs.

Figure 2-22. P_{OUT} vs P_{IN} AT 704 MHz - BREADBOARD OUTPUT MODULE




Figure 2-23. P_{OUT} vs FREQUENCY - BREADBOARD OUTPUT MODULE




Table 2-5. FREQUENCY SYNTHESIZER OUTPUT MODULE SPECIFICATIONS (+25°C AMB)

ITEM NO.	PARAMETER DESCRIPTION	REQUIRED PERFORMANCE	CAPABILITY	COMMENTS
1	DC Power	Minimum	2.2W	Calculated Power (Breadboard measurement was 3.8 watts).
2	P_{IN} (648 to 768 MHz)	≥ -22 dBm	≥ -26 dBm	Breadboard measurement.
3	P_{OUT} (648 to 768 MHz)	$+10.0 \pm 1.0$ dBm	$+10.3 \pm 0.2$ dBm	Calculated Value (Breadboard measurement was $+13 \pm 0.2$ dBm)
4	Frequency Response -1 dB _L Bandwidth	1296 MHz	1200 MHz	Breadboard measurement.
	-1 dB _H Bandwidth	1536 MHz	1600 MHz	Breadboard measurement.
5	VSWR	$\leq 2.0:1$	$\leq 1.9:1$	Breadboard measurement.
6	Spurious Response	> -70 dBc	> -65 dBc	Breadboard measurement.

3. CONCLUSIONS AND PROJECTED PLANS

The microwave oscillator portion of this contract has been completed and two units delivered. The two units clearly demonstrated the feasibility of using SAW filters to stabilize the 1680 MHz sources while providing both frequency and amplitude modulation at a half watt output power.

Design of the synthesizer is well under way. Three functional modules are used as the building blocks for the synthesizer. The Tone Generation Module has been conceptualized, a theory for injection locking properties of SAW oscillators formulated and proven by test, and the required SAW filters in the process of mask fabrication. The RF/LSI Synthesizer Modules consisting of the SP3T (SP4T) switch and mix-and-divide (ADM) chips have been fabricated and are in the process of being tested. Preliminary results have been given. The Output Module has been designed; the key component, a frequency doubler circuit, has been fabricated and tested and a paper design of the amplifier stage completed and compared against tests on a similar, though non-optimized, breadboard.

During the next reporting period the synthesizer will be completed. Tasks required as part of this effort include the design, fabrication, and test of a comb generator; processing of SAW delay lines and filters; the design, fabrication, and test of four injection-locked SAW oscillators; the design, fabrication, and test of the Synthesizer Module; and the design, fabrication, and test of the Output Module.

ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY

CONTRACT DISTRIBUTION LIST

101	Defense Technical Information Center ATTN: DTIC-TCA Cameron Station (Bldg 5)	579	Cdr, PM Concept Analysis Centers ATTN: DRCPM-CAC Arlington Hall Station
012	Alexandria, VA 22314	001	Arlington, VA 22212
203	GIDEP Engineering & Support Dept TE Section PO Box 398	602	Cdr, Night Vision & Electro-Optics ERADCOM ATTN: DELNV-D
001	NORCO, CA 91760	001	Fort Belvoir, VA 22060
205	Director Naval Research Laboratory ATTN: CODE 2627	603	Cdr, Atmospheric Sciences Lab ERADCOM ATTN: DELAS-SY-S
001	Washington, DC 20375	001	White Sands Missile Range, NM 865
301	Rome Air Development Center ATTN: Documents Library (TILD)	607	Cdr, Harry Diamond Laboratories ATTN: DELHD-CO, TD (In Turn)
001	Griffiss AFB, NY 13441	001	2800 Powder Mill Road Adelphi, MD 20783
437	Deputy for Science & Technology Office, Asst Sec Army (R&D)	609	Cdr, ERADCOM ATTN: DRDEL-CG, CD, CS (In Turn)
001	Washington, DC 20310	001	2800 Powder Mill Road Adelphi, MD 20783
438	HQDA (DANA-ARZ-D/Dr. F. D. Verderame)	612	Cdr, ERADCOM ATTN: DRDEL-CT
001	Washington, DC 20310	001	2800 Powder Mill Road Adelphi, MD 20783
492	Director US Army Materiel Systems Analysis Actv ATTN: DRXS-AMP	680	Commander US Army Electronics R&D Command
001	Aberdeen Proving Ground, MD 21005	000	Fort Monmouth, NJ 07703
563	Commander, DARCOM ATTN: DRCDE	1	DELEW-D
001	5001 Eisenhower Avenue Alexandria, VA 22333	1	DELET-DD
564	Cdr, US Army Signals Warfare Lab ATTN: DELSW-OS	1	DELS-D-L (Tech Library)
001	Vint Hill Farms Station Warrenton, VA 22186	2	DELS-D-L-S (STINFO)
705	Advisory Group on Electron Devices 201 Varick Street, 9th Floor	20	DELET-MM
002	New York, NY 10014	681	Commander US Army Communications R&D Command
		001	ATTN: USMC-LNO Fort Monmouth, NJ 07703

CONTRACT DISTRIBUTION LIST (Continued)

103	Code R123, Tech Library DCA Defense Comm Engrg Ctr 1800 Wiehle Ave	475	Cdr, Harry Diamond Laboratories ATTN: Library 2800 Powder Mill Road
001	Reston, VA 22090	001	Adelphi, MD 20783
104	Defense Communications Agency Technical Library Center Code 205 (P. A. Tolovi)	477	Director US Army Ballistic Research Labs ATTN: DRXBR-LB
001	Washington, DC 20305	001	Aberdeen Proving Ground, MD 21005
206	Commander Naval Electronics Laboratory Center ATTN: Library	422	Commander US Army Yuma Proving Ground ATTN: STEYP-MTD (Tech Library)
001	San Diego, CA 92152	001	Yuma, AZ 85364
207	Cdr, Naval Surface Weapons Center White Oak Laboratory ATTN: Library Code WX-21	455	Commandant US Army Signal School ATTN: ATSH-OD-MS-E
001	Silver Spring, MD 20910	001	Fort Gordon, GA 30905
314	Hq, Air Force Systems Command ATTN: DLCA	507	Cdr, AVRADCOM ATTN: DRSV-E
001	Andrews Air Force Base Washington, DC 20331	001	PO Box 209 St Louis, MO 63166
403	Cdr, MICOM Redstone Scientific Info Center ATTN: Chief, Document Section	511	Commander, Picatinny Arsenal ATTN: SARPA-FR-5, -ND-A-4, -TS-S (In Turn)
001	Redstone Arsenal, AL 35809	001	Dover, NJ 07801
406	Commandant US Army Aviation Center ATTN: ATZQ-D-MA	515	Project Manager, REMBASS ATTN: DRCPM-RBS
001	Fort Rucker, AL 36362	001	Fort Monmouth, NJ 07703
407	Director, Ballistic Missile Defense Advanced Technology Center ATTN: ATC-R, PO Box 1500	517	Commander US Army Satellite Communications Agcy ATTN: DRCPM-SC-3
001	Huntsville, AL 35807	001	Fort Monmouth, NJ 07703
418	Commander HQ, Fort Huachuca ATTN: Technical Reference Div	518	TRI-TAC Office ATTN: TT-SE
001	Fort Huachuca, AZ 85613	001	Fort Monmouth, NJ 07703
		519	Cdr, US Army Avionics Lab AVRADCOM ATTN: DAVAA-D
		001	Fort Monmouth, NJ 07703

CONTRACT DISTRIBUTION LIST (Continued)

520	Project Manager, FIREFINDER ATTN: DRCPM-FF	619	Cdr, ERADCOM ATTN: DRDEL-PA, - ILS, - ED (In Turn)
001	Fort Monmouth, NJ 07703		2800 Powder Mill Road
521	Commander Project Manager, SOTAS ATTN: DRCPM-STA	001	Adelphi, MD 20783
001	Fort Monmouth, NJ 07703	701	MIT - Lincoln Laboratory ATTN: Library (RM A-082) PO Box 73
531	Cdr, US Army Research Office ATTN: DRXRO-PH (Dr. Lontz) DRXRO-IP (In Turn) PO Box 12211	002	Lexington, MA 02173
001	Research Triangle Park, NC 27709	703	NASA Scientific & Tech Info Facility Baltimore/Washington Intl Airport PO Box 8757, MD 21240
556	HQ, TCATA Technical Information Center ATTN: Mrs. Ruth Reynolds	704	National Bureau of Standards Bldg 225, Rm A-331 ATTN: Mr. Leedy
001	Fort Hood, TX 76544	001	Washington, DC 20231
568	Commander US Army Mobility Eqp Res & Dev Cmd ATTN: DRDME-R	707	TACTEC Batelle Memorial Institute 505 King Avenue
001	Fort Belvoir, VA 22060	001	Columbus, OH 43201
604	Chief Ofc of Missile Electronic Warfare Electronic Warfare Lab, ERADCOM	212	Command, Control & Communications Div Development Center Marine Corps Development & Educ Cmd
001	White Sands Missile Range, NM 88002	001	Quantico, VA 22134
606	Chief Intel Materiel Dev & Support Ofc Electronic Warfare Lab, ERADCOM	306	Cdr, Air Force Avionics Laboratory ATTN: AFAL/RWF (Mr. J. Pecqueux)
001	Fort Meade, MD 20755	001	Wright-Patterson AFB, OH 45433
608	Commander ARRADCOM DRDAR-TSB-S	404	Cdr, MICOM ATTN: DRSMI-RE (Mr. Pittman)
001	Aberdeen Proving Ground, MD 21005	001	Redstone Arsenal, AL 35809
614	Cdr, ERADCOM ATTN: DRDEL-LL, -SB, -AP (In Turn) 2800 Powder Mill Road	474	Commander US Army Test & Evaluation Command
001	Adelphi, MD 20783	001	Aberdeen Proving Ground, MD 21005
617	Cdr, ERADCOM ATTN: DRDEL-AQ 2800 Powder Mill Road	498	Cdr, TARADCOM ATTN: DRDTA-UL, Tech Library
001	Adelphi, MD 20783	001	Warren, MI 48090
		529	Cdr, US Army Research Office ATTN: Dr. Horst Wittmann PO Box 12211
		001	Research Triangle Park, NC 27709
		543	Division Chief Meteorology Division Counterfire Department
		001	Fort Sill, OK 73503

CONTRACT DISTRIBUTION LIST (Continued)

571	Dir, Applied Technology Lab US Army Rsch & Technology Labs AVRADCOM ATTN: Technical Library	Commander, US Army Signals Warfare Lab ATTN: DELSW-OS Arlington Hall Station Arlington, VA 22212	(1)
001	Fort Eustis, VA 23604		
575	Commander TRADOC ATTN: ATDOC-TA	D. Chrissotimos, Code 763 National Aeronautics and Space Admin Goddard Space Flight Center Greenbelt, MD 20771	(1)
001	Fort Monroe, VA 23561		
680	Commander US Army Electronics R&D Command	Naval Research Laboratories Code 5237 Washington, DC 20375	
000	Fort Monmouth, NJ 07703	ATTN: Dr. D. Webb	(1)
	1 DRDEL-SA 1 DELCS-D 1 DELET-DT 1 DELSD-D	HQ ESD (DRI) L.G. Hanscom AFB Bedford, MA 01731	(1)
681	Commander US Army Communications R&D Command	Commander US Army Missile Command ATTN: DRSMI-RE (Mr. Pittman)	
000	Fort Monmouth, NJ 07703	Redstone Arsenal, AL 35809	(1)
	1 DRDCO-COM-RO 1 ATFE-LO-EC	Army Materials and Mechanics Research Center (AMMRC) Watertown, MA 02172	
682	Commander US Army Communications & Electronics Material Readiness Command	ATTN: DMXMR-EO	(1)
000	Fort Monmouth, NJ 07703	Commander, Picatinny Arsenal ATTN: SARPA-FR-S Building 350 Dover, NJ 07801	(2)
	1 DRSEL-PL-ST 1 DRSEL-MA-MP 1 DRSEL-PA		

CONTRACT DISTRIBUTION LIST (Continued)

Coordinated Science Laboratory
University of Illinois
Urbana, Illinois 61801
ATTN: Dr. Bill J. Hunsinger

(1)

Dr. J.S. Bryant
OCD
ATTN: DARD-ARP
Washington, DC 20310

(1)

Dr. R. LaRosa
Hazeltine Corporation
Greenlawn, New York 11740

(1)

General Electric Co.
Electronics Lab
Electronics Park
Syracuse, N.Y. 13201
ATTN: Dr. S. Wanuga

(1)

Air Force Cambridge Labs
ATTN: CRDR (Dr. P. Carr
& Dr. A.J. Slobodnik)
Bedford, MA 01730

(2)

Mr. R. Weglein
Hughes Research Laboratories
3011 Malibu Canyon Road
Malibu, California 90265

(1)

Mr. H. Bush CORC
RADC
Griffiss Air Force Base
New York 13440

(1)

Dr. Tom Bristol
Hughes Aircraft Company
Ground Systems Group
Bldg 600/MS D235
1901 W. Malvern
Fullerton, CA 92634

(2)

Commander, AFAL
ATTN: Mr. W.J. Edwards, TEA
Wright-Patterson AFB, Ohio 45433

(1)

Andersen Laboratories, Inc.
1280 Blue Hills Ave
ATTN: Tom A. Martin
Bloomfield, Conn. 06002

(1)

Mr. Henry Friedman
RADC/OCTE
Griffiss AFB, NY 13440

(1)

Autonetics, Division Of North
American Rockwell
P.O. Box 4173
3370 Miraloma Avenue
Anaheim, CA 92803
ATTN: Dr. G. R. Pulliam

(1)

General Dynamics, Electronics
Division
P.O. Box 81127
San Diego, CA 92138
ATTN: Mr. R. Badewitz

(1)

Texas Instruments, Inc.
P.O. Box 5936
13500 N. Central Expressway
Dallas, Texas 75222
ATTN: Mr. L.T. Clairborne

(2)

Raytheon Company
Research Division
28 Seyon Street
Waltham, Massachusetts 02154
ATTN: Dr. M.B. Schulz

(1)

Sperry Rand Research Center
100 North Road
Sudbury, Massachusetts 01776
ATTN: Dr. H. Van De Vaart

(1)

Microwave Laboratory
W.W. Hansen Laboratories of
Physics
Stanford University
Stanford, CA 94305
ATTN: Dr. H.J. Shaw

(2)

CONTRACT DISTRIBUTION LIST (Continued)

Polytechnic Institute
of Brooklyn
Route No. 110
Farmingdale, NY 11735
ATTN: Dr. A.A. Oliner

(1)

Westinghouse Electric Corp.
Research & Development Center
Beulah Road
Pittsburgh, PA 15235
ATTN: Dr. J. DeKlerk

(1)

Stanford Research Institute
Menlo Park, CA 94025
ATTN: Dr. A. Bahr

(1)

International Business Machines
Corp.
Research Division
P.O. Box 218
Yorktown Heights, NY 10598
ATTN: Dr. F. Bill

(1)

TRW
Defense and Space Sys Group
One Space Park
Redondo Beach, CA 90278
ATTN: Dr. R.S. Kagiwada

(1)

Tektronix Inc.
P.O. Box 500
Beaverton, OR 97077
ATTN: Dr. R. Li

(1)

Dr. Fred S. Hickernell
Integrated Circuit Facility
Motorola Govt.
Electronics Div.
8201 East McDowell Road
Scottsdale, AZ 85257

(1)

H.F. Teirsten
C/O Rensselaer Polytechnic
Institute
Troy, NY 12181

(1)

McGill University
ATTN: G.W. Farnell
Montreal 110, Canada

(1)

Advanced Technology Center,
Inc.
Subsidiary of LTV Aerospace
Corp.
P.O. Box 6144
Dallas, Texas 75222
ATTN: Mr. A.E. Sobey

(1)

United Aircraft Research Labs
ATTN: Mr. Thomas W. Grudkowski
East Hartford, Conn. 06108

(1)

Science Center
Rockwell International
Thousand Oaks, CA 91360
ATTN: Dr. T. C. Lim

(1)

University of Southern CA
Electronic Science Lab
School of Engineering
University Park, Los Angeles
California 900
ATTN: Dr. K. Lakin, SSC 303

(1)

SAWTEK, Inc.
P.O. Box 7756
2451 Shader Road
Orlando, Florida 32854
ATTN: Mr. S. Miller

(1)

