
AD-A089 628
DELTA INFORMATION SYSTEMS INC JENKINTOWN PA
F/6 9/2
USE OF A MICROPROCESSOR TO IMPLEMENT AN ADCCP PROTOCOL (FEDERAL--ETC(U)
MAY 80 S J URBAN, R A SCHAPHORST
DCA100-79-M-0190
UNCLASSIFIED
NCS-TIB-80-2
NL
END
DATE FILMED
10 80
DTIC


1.0
1.1
1.25
1.4
1.6
1.8
2.0
2.2
2.5
2.8
3.2
3.6
4.0
4.5
5.0
5.6
MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS 1963-A

(2)

LEVEL II

USE OF A MICROPROCESSOR TO IMPLEMENT AN ADCCP PROTOCOL (FEDERAL STD. 1003) OPERATING IN THE UNBALANCED, NORMAL MODE

May, 1980

by

Stephen J. Urban

Richard A. Schaphorst

Prepared for:

NATIONAL COMMUNICATIONS SYSTEM
Office of Technology and Standards
Washington, D.C. 20305

Purchase Order: DCA 100-79-M-0190

DELTA INFORMATION SYSTEMS, INC.

259 WYNCOTE ROAD
JENKINTOWN, PENNSYLVANIA 19046

UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

(19) REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER: NCS TIB-80-2, AD-E100 394 / 2. GOVT ACCESSION NO.: AD-A089 628	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle): (6) Use of a Microprocessor to Implement an ADCCP Protocol (Federal Std-1003) Operating in the Unbalanced Normal Mode.	5. TYPE OF REPORT & PERIOD COVERED: (9) FINAL Sept 79 / 6. PERFORMING ORG. REPORT NUMBER
7. AUTHOR(s): (10) Stephen J. Urban, Richard Schaphorst (Ae)	8. CONTRACT OR GRANT NUMBER(s): (15) DCA100-79-M-0190
9. PERFORMING ORGANIZATION NAME AND ADDRESS: Delta Information Systems, Inc., 259 Wyncote Road, Jenkentown, PA 19046 411214 (18) NCS, SBIE	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
11. CONTROLLING OFFICE NAME AND ADDRESS: National Communications System, Office of Technology and Standards (NCS-TS), Washington, D.C. 20305 (11)	12. REPORT DATE: May 80 / 13. NUMBER OF PAGES: (12) 90
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)	15. SECURITY CLASS. (of this report): UNCLASSIFIED / 15a. DECLASSIFICATION/DOWNGRADING SCHEDULE

16. DISTRIBUTION STATEMENT (of this Report)

Distribution unlimited; approved for public release

17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)

18. SUPPLEMENTARY NOTES

19. KEY WORDS (Continue on reverse side if necessary and identify by block number)

ADCCP
Unbalanced Normal Mode
Federal Standard 1003
Protocol

20. ABSTRACT (Continue on reverse side if necessary and identify by block number)

The objective of this program is to develop block diagrams, flow charts, and computer programming for the unbalanced normal class of procedures in accordance with Federal Standard 1003 "Telecommunications: Synchronous Bit Oriented Data Link Control Procedures (Advanced Data Communication Control Procedures)". The purpose of this effort is to determine the feasibility of using the M6800 or similar microprocessor, to implement this type of protocol, and to obtain an estimate of memory and processor resources that would be required.

DD FORM 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

411214

NCS TECHNICAL INFORMATION BULLETIN 80-2

USE OF A MICROPROCESSOR TO IMPLEMENT AN ADCCP PROTOCOL (FEDERAL STD-1003) OPERATING IN THE UNBALANCED NORMAL MODE

MAY 1980

APPROVED FOR PUBLICATION:

PREPARED BY:

Delta Information Systems, Inc.
259 Wyncote Road
Jenkentown, PA 19046

MARSHALL L. CAIN
Assistant Manager
Office of NCS Technology
and Standards

FOREWORD

Among the responsibilities assigned to the Office of the Manager, National Communications System, is the management of the Federal Telecommunication Standards Program (an element of the overall GSA Federal Standardization Program). Under this program, the NCS, with the assistance of the Federal Telecommunication Standards Committee, identifies, develops, and coordinates proposed Federal Standards which either contribute to the interoperability of functionally similar Federal telecommunication systems or to the achievement of a compatible and efficient interface between computer and telecommunication system. In developing and coordinating these standards, considerable effort is expended in pursuing joint standards development efforts with appropriate technical committees of the Electronic Industries Association, the American National Standards Institute, the International Organization for Standardization, and the International Telegraph and Telephone Consultative Committee of the International Telecommunication Union. This Technical Information Bulletin presents an overview of an effort which is contributing to the development of compatible Federal, national, and international standards in the area of data communication standards. It has been prepared to inform interested Federal activities of the progress of these efforts. Any comments, inputs or statements of requirements which could assist in the advancement of this work are welcome and should be addressed to:

Office of the Manager
National Communications System
ATTN: NCS-TS
Washington, D.C. 20305
(202) 692-2124

USE OF A MICROPROCESSOR TO IMPLEMENT AN ADCCP PROTOCOL (FEDERAL STD. 1003) OPERATING IN THE UNBALANCED, NORMAL MODE

1. INTRODUCTION

This document summarizes the work performed by Delta Information Systems, Inc. for the Office of Technology and Standards of the National Communications System, an organization of the U. S. Government, under Purchase Order DCA 100-79-M-0190. The Office of Technology and Standards, headed by National Communications System Assistant Manager Marshall L. Cain, is responsible for the management of the Federal Telecommunications Standards Program, which desvelops telecommunication standards whose use is mandatory by all Federal agencies. The objective of this program is to develop a block diagram, flow charts, and computer programming for the unbalanced normal class of procedures in accordance with Federal Standard 1003. The purpose of this effort is to determine the feasibility of using the M6800 or similar microporcessor, to implement this type of protocol and to obtain an estimate of memory and processor resources that would be required. The Office of Technology and Standards will use the information to advise other Federal agencies who implement the standard and, when merged with the results of other studies, to evaluate the operational and economic impact of incorporating various options in Federal Standard 1003.

The effort necessarily has focussed on the software required to implement the protocol itself, and is by no means a total hardware/software system design that would be required to develop a complete system. Complete system develoment is, of course, beyond the scope of this program. However, there are at least two system design factors that may have a significant effect on system performance and on memory and processor resources that are

required. These design factors include the type of LSI interface chip employed, and the implementation of the operating system required to control the concurrent software processes that make up the protocol. These factors are discussed in more detail in Section 2.0 along with a discussion of the block diagram of the overall system design.

Flow charts describing the software that makes up the protocol are included in Sections 3.0 and 4.0. The functional flow charts in Section 3.0 describe the protocol operations at the highest level and are largely independent of the hardware configuration. The detailed flow charts in Section 4.0 describe the protocol software processes in sufficient detail that code may be written with no major design decisions. These flow charts at this level are very hardware dependent.

A small portion of the code for the 6800 microprocessor has been written and is included in Section 5.0. The code was introduced into a 6800 microcomputer, provided by Delta Information Systems. The code in the computer was then tested to insure its validity. Finally section 6.0 contains a discussion of the feasibility of using the 6800 to implement the ADCCP protocol operating in the unbalanced, normal mode. It is estimated that approximately 450 instructions are needed to implement the unbalanced normal mode, with no optional functions, and that approximately 500 instructions are required for the operating system. Data transmission rates of up to 19.2 kilobit/sec. appear feasible for the configuration being considered.

The National Communication System awarded an additional contract (Contract No. DCA 100-79-C-0050) to Delta Information Systems which has two general objectives. The first is to investigate the potential use of a

microprocessor to implement an ADCCP protocol (Federal Standard 1003) operating in the asynchronous mode. A second objective is the completion of the investigation of the unbalanced, normal mode begun under the contract reported herein. The final report which will be prepared on the subsequent complimentary contract (report scheduled for completion in June 1980) will summarize the feasibility of implementing the Federal Standard 1003 protocol operating in all three modes.

2.0 SYSTEM DESIGN CONSIDERATIONS

The block diagram in Figure 2-1 shows a link with one primary and one secondary station communicating with each other by sending information in both directions. That is, either station may be a source or sink of data or both. Two-way simultaneous transmission for the unbalanced normal class of procedures is assumed. Although many secondary stations may communicate with one primary station, the objectives of this program can be met with no loss of generality, by assuming the existence of only one secondary station.

Each station, primary or secondary, is made up of a microcomputer, an LSI interface to the link, and a user which supplies and uses the data to be communicated. The primary and secondary stations are physically very similar; one difference is a timer required by the primary to use in conjunction with polling. Operationally, of course, the primary must supervise and control a number of secondary stations, and thus it requires a larger data structure and somewhat more complicated code.

For the purpose of this program, the microcomputer can be assumed to be very basic--microprocessor, memory (RAM and ROM), interface chips, clock, etc. A design choice that has significant impact on the outcome of this program is the choice of the LSI interface. The purpose of the LSI interface is to convert the parallel data from the CPU to a continuous serial data stream for transmission. Simultaneously, it must convert received serial data to parallel data for the CPU. In addition, it must generate and verify the frame check sequence (FCS), stuff and delete 0's to distinguish FLAG or ABORT from data, insert and detect FLAG or ABORT, and insert interframe fill or idle link fill. Other functions may also be performed by this interface.



Figure 2-1 System Block Diagram

Two different LSI chip specificatons have been examined as possible candidates for the interface function in this particular study. These chips, which represent different approaches to the interface problem, are the F6856 and the WD2501. (Refer to Appendix A and Appendix B for a copy of their preliminary data sheets.)

The WD2501 interface chip controls frames of data by means of a direct memory access (DMA) technique, automatically transmitting/receiving flag, address, and control fields. Automatic retransmission of frames due to errors is also accomplished. The chip appears to be capable of implementing the unbalanced asynchronous class of procedures by itself.

The F6856 interface chip, on the other hand, controls bytes of data, in addition to performing the required function described above. This chip is capable of accommodating virtually all of the classes of procedures described in the standard, with the possible exception of the 32-bit frame check sequence. Since the chip sends and receives bytes of data, most of the processing must be done in the microcomputer.

The F6856 chip was selected for this program by mutual consent of the contractor and the government. The interface to the communications line requires additional logic such as a Federal Standard 1031 (Electronic Industries Association Recommended Standard 449) interface chip and a modem, but the choice of these has little impact on this program.

The data transmitted over the link must also be transmitted to the user. The interface/protocol required between the microcomputer and the user is also part of the system design. However, for this phase of the program, this protocol has not been defined. The interface, including the buffers to hold the data, is defined and described in Section 4.0.

The interface to the communications line requires additional logic such as an RS-232 interface chip and a modem, but the choice of these has little impact on this program.

The data transmitted over the link must also be transmitted to the user. The interface/protocol required between the microcomputer and the user is also part of the system design. However, for this phase of the program, this protocol has not been defined. The interface, including the buffers to hold the data, is defined and described in Section 4.0.

3.0 FUNCTIONAL FLOW CHART

The functional flow charts (Figures 3-1 through 3-9) describe the protocol operation at the highest level. That is, the frame is considered to be an entity, transmitted and received in "one piece." Operation is described in terms of gross system states and major parameters. The flow charts at this level are largely independent of the hardware configuration, and time constraints required for simultaneous two-way operation do not appear.

The unbalanced normal class, basic repetoire must accommodate five received commands in the secondary station:

I - Information

RR - Receive Ready

RNR - Receive Not Ready

SNRM - Set Normal Response Mode

DISC - Disconnect

The secondary station may transmit six responses:

I - Information

RR - Receive Ready

RNR - Receive Not Ready

UA - Unnumbered Acknowledgement

DM - Disconnected Mode

FRMR - Frame Reject

The secondary station operates in one of three major states which are mutually exclusive:

(1) LDS (NDM) - Logically disconnected state (normal disconnected mode)

SECONDARY STATION – UNBALANCED NORMAL



ASSUME TWO-WAY SIMULTANEOUS WITH ONE PRIMARY AND ONE SECONDARY

START IN LOGICALLY DISCONNECTED STATE (NORMAL DISCONNECTED MODE)

ONLY MODE-SETTING COMMANDS ARE ACCEPTED

NOTE:

START ENTERED ON THE FOLLOWING CONDITIONS:

1) POWER ON
2) POWER-FAIL RECOVERY
3) MANUAL RESET
4) SWITCH FROM 'LOCAL' TO 'LINK' OPERATION

Figure 3-1 Functional Flow Chart A



Figure 3-2 Functional Flow Chart B



Figure 3-3 Functional Flow Chart C



Figure 3-4 Functional Flow Chart D



Figure 3-5 Functional Flow Chart E

RECEIVE



Figure 3-6 Functional Flow Chart F



Figure 3-7 Functional Flow Chart G



Figure 3-8 Functional Flow Chart H

SEND



Figure 3-9 Functional Flow Chart I

(2) ITS (NRM) - Information transfer state (normal respond mode)

(3) FRMR - Frame reject state

Other major variables required by the secondary station are:

REMOTE BUSY - true if RNR received;
false if RR received or P-bit set

RECEIVER BUSY - true if not prepared to receive information;
false otherwise

P-BIT - Poll bit

F-BIT - Final bit

V(S) - Send Variable (next I-frame to be transmitted)

V(R) - Receive Variable (expected sequence number of next received I-frame)

N(S) - Send sequence number (I-frame sequence number)

N(R) - Receive sequence number (station transmitting N(R) has correctly received all I-frames up to and including N(R)-1)

The functional flow charts are described briefly in the following paragraphs. Refer once again to Figures 3-1 through 3-9. On start-up, the secondary station enters the logically disconnected state. In this state, only mode-setting commands are accepted by the station. If the station is ready to accept commands, it responds to an SNRM command with a UA response frame and enters the information transfer state (ITS). If not ready, it sends a DM frame. The response to a DISC command is similar.

Upon entering the ITS, the receiver looks for one of the five valid commands. If a valid command is received, appropriate action is taken. If an invalid command is received, the frame reject (FRMR) state is entered

and the cause of the rejected frame is reported to the primary station via the FRMR response. The only way to recover from the frame reject state is to receive an SNRM or DISC command. The I, RR, and RNR commands are monitored to perform checkpoint recovery only; that is, the received N(R) is monitored to verify those frames that have been received correctly by the primary station.

If a valid I-frame is received, the N(S) is checked, and if valid, the data is passed to the user; if not valid, checkpoint recovery is performed and, if the poll bit is set, the secondary station may transmit I-frames if available. If not available, the station responds with RR or RNR in response to the poll and proceeds to monitor incoming frames. If a valid RR or RNR frame is received, checkpoint recovery is performed.

4.0 DETAILED FLOW CHARTS

The detailed flow chart, together with associated data structures, describes the protocol software processes in sufficient detail so that code may be generated with no major design decisions. The flow chart at this level is hardware dependent, and must take into consideration the time constraints imposed by the concurrent software processes associated with the implementation of the protocol. That is, frames are not really transmitted and received in "one piece" in two-way simultaneous operation, but are transmitted and received a character at a time concurrently.

The protocol is made up of four major concurrent software processes, each of which is an example of the classic producer/consumer problem. In this problem, one process produces items and then deposits them into a buffer. A second process consumes the items by taking them from the buffer. The processes must be coordinated so that the consumer does not run ahead of the producer, and that the producer does not write over records before the consumer has had a chance to read them. For the protocol problem, two concurrent processes are involved in communicating data between the LSI interface and the microprocessor; the LSI chip deposits bytes in its buffer as the producer, and the MPU reads this data as the consumer. Conversely, the microprocessor writes data into a buffer as the producer, to be read by the LSI chip as the consumer and transmitted over the link. A similar pair of processes serves to implement the interface between the microprocessor and the higher level user.

The solution to the producer/consumer problem involves the use of PASS and SIGNAL primitives and event variables or semaphores. The event variables have been defined for the LSI-microprocessor interface as part of

the internal registers that are included in the F6856. The operating system (OS) that includes the PASS and SIGNAL primitives has not as yet been defined. Its overall function is determined by the total system design of a station and no attempt will be made to provide a complete operating system. However, that part of the OS that is required to control the processes described above will be designed in the next phase of the program in order to obtain a more accurate instruction estimate. An interrupt timer (hardware) will be included in the design to provide time slicing, and software interrupts will be used in conjunction with the concurrent processes. The detailed flow charts that follow reflect some, but not all, of the steps required to control the concurrent processes. The processes required to implement the protocol, however, are complete.

Before addressing the detailed flow charts themselves, it is informative to examine the data structures that are manipulated by the operations in the flow charts. First, consider the data buffer required to transmit/receive information between CPU and USER. Assume that a separate buffer is required for transmit and receive, and that each buffer can hold up to eight I-frames of data. These buffers are accessed via tables shown in Figure 4-1. Each frame to be transmitted via the LSI chip has a starting address for the data and a length in bytes of the data part of the frame. If the frame was transmitted with the final bit set, this is recorded. The "acknowledge" variable is used to indicate whether a frame has been deposited by the USER for transmission, whether it has been transmitted, and finally, whether it has been acknowledged by the primary station. The receiver look-up table performs a similar function for data received

Figure 4-1 Transmitter/Receiver Look-Up Table

from the LSI chip. Each frame is assembled byte-by-byte and the frame length is incremented. When the frame has been correctly received (valid FCS and N(S)) the frame is tagged as verified and may be read by the USER.

The buffers and associated variables required for LSI interface chip operation are shown in Figures 4-2, 4-3, and 4-4. The Mode Control Register (MCR) contains control information common to both receiver and transmitter. The SAR contains the secondary station address. The TCR is loaded by the MPU to control the transmitter, and the TDB contains the byte to be transmitted. The Receiver Status Register (RSR) is read by the MPU to determine the status of the byte received in the Receive Data Buffer (RDB). The RCR contains control information for the receiver and the TSR supplies transmitter status. Refer to Appendix A for a detailed description of receiver/transmitter operation and flow charts for the F6856 LSI interface chip.

The detailed flow charts are shown in Figures 4-5 through 4-16. These charts follow the same general flow as the functional flow charts and connector labels used in both sets of charts may be used to key the detailed charts to the functional charts.



Figure 4-2 Mode control, Secondary Address, Transmitter Control, and Transmitter Data Registers



9-11

ALL BITS OF RSR EXCEPT RDA ARE RESET ON READS
RDA IS RESET WHEN RDB IS READ

DATA IS PASSED TO RDB ONLY ON ADDRESS MATCH

Figure 4-3 Receiver Status Register and Receive Data Buffer



TOR, TUR ARE RESET WHEN TSR IS READ

TBMT IS RESET WHEN TDB IS LOADED

Figure 4-4 Receive Control Register, Transmitter Status Register



SECONDARY STATION - UNBALANCED NORMAL, TWO-WAY SIMULTANEOUS

START IN LOGICALLY DISCONNECTED STATE

SET UP MCR, LOAD SAR WITH STATION ADDR. SET TO BOP SECONDARY, NORMAL MODE, 1 CONTROL BYTE, FCS = 1's

READ A BYTE FROM RECEIVER IF AVAILABLE

CONFIDENCE CHECK

READ A BYTE FROM RECEIVER IF AVAILABLE

PROCESS CONTROL BYTE

ONLY MODE SETTING COMMANDS ACCEPTED

Figure 4-5 Detailed Flow Chart A



RCNTRL SUBROUTINE

(PROCESS CONTROL BYTE)

FTYPE	(FRAME TYPE)
1	- I
2	- RR
3	- RNR
4	- SNRM
5	- DISC
-1	- INVALID COMMAND

Figure 4-6 Detailed Flow Chart B



GETBYT SUBROUTINE

RSR = RECEIVER STATUS REGISTER

NØ DATA

RDB = RECEIVE DATA BUFFER

END-OF-MESSAGE (FRAME)

GBFLG

0	-	NØ DATA
1	-	NORMAL (GOOD BYTE)
2	-	END OF FRAME
-1	-	EOM/ABORT
-2	-	EOM/FCS ERROR

Figure 4-7 Detailed Flow Chart C

SNDBYT SUBROUTINE



TSR = TRANSMITTER STATUS REGISTER

TDB = TRANSMITTER DATA BUFFER

SET UP ON:
EOM
SOM
ABORT

TR.FLG

0 - NORMAL
1 - START-OF-MESSAGE
2 - END-OF-MESSAGE
3 - ABORT

Figure 4-8 Detailed Flow Chart D



Figure 4-9 Detailed Flow Chart E

DM AND UA SUBROUTINES



TURN ON TRANSMITTER & SEND DM

Figure 4-10 Detailed Flow Chart F



Figure 4-11 Detailed Flow Chart 3



REJECTED CONTROL FIELD
N(S), C/R, N(R), W, X, Y, Z

SAVE NO DATA FROM I-FRAME

EVALUATE N(R) RECEIVED

Figure 4-12 Detailed Flow Chart H



PROVISIONAL N(S), N(R) — NOT VALID UNTIL RCS CHECKS

RCS ERROR OR ABORT

Figure 4-13 Detailed Flow Chart I



SET F BIT IF LAST AVAILABLE FRAME

TURN OFF TRANSMITTER IF LAST FRAME

Figure 4-14 Detailed Flow Chart J



N(R), P/F, BITS 1-4

TRANSMITTER TURNS OFF AFTER SENDING FRAME

Figure 4-15 Detailed Flow Chart K



Figure 4-16 Detailed Flow Chart L

5.0 MICROPROCESSOR CODING AND TESTING

5.1 Microprocessor Code

The RCNTRL subroutine has been programmed for the M6800 microprocessor. The code is shown in Figure 5-1. The subroutine examines the control field for the received command and determines which of the five valid commands of the set belonging to the unbalanced normal class of procedures (basic repertoire) has been transmitted. The result is returned in the variable FTYPE. FTYPE is set to -1 if an invalid or un-implemented command is received. The poll bit is extracted and N(R) is extracted from RR and RNR frames. The subroutine as coded requires 45 instructions in 81 bytes representing 161 MPU cycles. Note that only some subset of the total number of instructions, corresponding to a particular command, is executed on a given frame. In addition to 81 bytes of storage required for the instructions, 4 bytes are used to store the frame type, control field, poll bit, and N(R).

As indicated earlier in this report, a larger fraction of the code for this unbalanced, normal mode of operation will be written on a continuing contract--Contract No. DCA 100-79-C-0050.

5.2 Test Program

Testing of M6800 code was accomplished on a 6800-based microcomputer using a CRT terminal or DEC LA-36 printer/terminal. The microcomputer includes a TINY BASIC interpreter (firmware) which was used to facilitate programming of the routine to test the RCNTRL subroutine.

A sample of the test results for this subroutine is shown in Figure 5-2.

Figure 5-1(a) Assembly Language Code for the RCNTRL Subroutine

```
RCNTRL SUBROUTINE -          ARGUMENTS:
                               CNTFLD
                               POLL
                               FTYPE
                               N(R)R

RCNTRL  CLR  FTYPE
        LDAB CNTFLD          FETCH CONTROL FIELD
        TBA
        ANDB #10             EXTRACT P/F BIT
        STAB POLL            STORE FOR LATER USE
        RORA
        INC  FTYPE           FTYPE = 1
        BCS  NOT-I           I-FRAME
        RTS
NOT-I   RORA
        INC  FTYPE           FTYPE = 2
        BCS  UNNUM           SUPERVISORY FRAME
        TAB                  EXTRACT N(R)
        ANDA #38
        LSRA
        LSRA
        LSRA                 SHIFT TO LEAST SIGNIFICANT BITS
        STAA N(R)R           STORE N(R) RECEIVED
        ANDB #3
        BEQ  RR              RECEIVE READY
        DECB
        BEQ  RNR             RECEIVE NOT READY
        BRA  INVLD
```

Figure 5-1(b) Assembly Language Code for the RCNTRL Subroutine (cont.)



```
RWR     INC  FTYPE
RR      RTS
UNNUM   INC  FTYPE
        INC  FTYPE      FTYPE = 4
        RØRA
        BCS  INVLD
        RØRA
        BCS  INVLD
        RØRA
        RØRA
        BCS  INVLD
        ANDA #3         MASK ØFF GARBAGE
        DECA
        BEQ  DISC       DISCONNECT
        DECA
        BEQ  SNRM       SET NORMAL RESPONSE MØDE
INVLD   CLRA            COMMAND INVALID ØR NØT IMPLEMENTED
        DECA
        STAA FTYPE      FTYPE = -1
        RTS
DISC    INC  FTYPE      FTYPE = 5
SNRM    RTS
```

```
 RUN
TEST ROUTINE FOR RCNTRL SUBROUTINE

ENTER DECIMAL EQUIVALENT OF CONTROL FIELD
? 178
POLL =1
FTYPE =1
N(R) =0
AGAIN (Y/N)
? Y
ENTER DECIMAL EQUIVALENT OF CONTROL FIELD
? 177
POLL =1
FTYPE =2
N(R) =5
AGAIN (Y/N)
? Y
ENTER DECIMAL EQUIVALENT OF CONTROL FIELD
? 229
POLL =0
FTYPE =3
N(R) =7
AGAIN (Y/N)
? Y
ENTER DECIMAL EQUIVALENT OF CONTROL FIELD
? 147
POLL =1
FTYPE =4
N(R) =0
AGAIN (Y/N)
? Y
ENTER DECIMAL EQUIVALENT OF CONTROL FIELD
? 67
POLL =0
FTYPE =5
N(R) =0
AGAIN (Y/N)
? Y
ENTER DECIMAL EQUIVALENT OF CONTROL FIELD
? 255
POLL =1
FTYPE =-1
N(R) =0
AGAIN (Y/N)
? N
TEST COMPLETE

:
```

Figure 5-2 Test Routine Results

As shown, the operator is asked to enter the decimal equivalent of a control field. First, the operator entered 178, corresponding to:



The main program loads this byte, that the operator has entered, into the variable called CNTFLD and calls the RCNTRL subprogram. Upon return, the main program prints the values of the poll bit, frame type, and N(R) produced by RCNTRL. The operator is then asked for another value to test. Decimal equivalents of five different frame types are shown followed by an invalid frame type.

An exhaustive test also was made on the RCNTRL subroutine, and the test results are included in Figures 5-3 through 5-7. Since the control field contains 8 bits, 256 possibilities exist, and it was convenient to modify the main program described above to loop through all of the possible values that the control field may have. The result of this test was as expected: Of the 256 fields, starting with 0, every other field was a valid I-frame. There were 16 each of the RR and RNR frames (8 values of N(R) with P-bit "1" and "0") and just 2 each of SNRM and DISC. The remaining possibilities were marked (correctly) as invalid.

```
 RUN
TEST ROUTINE FOR RCNTRL SUBROUTINE

CONTROL POLL     FTYPE   N(R)

0       0        1       0
1       0        2       0
2       0        1       0
3       0        -1      0
4       0        1       0
5       0        3       0
6       0        1       0
7       0        -1      0
8       0        1       0
9       0        -1      0
10      0        1       0
11      0        -1      0
12      0        1       0
13      0        -1      0
14      0        1       0
15      0        -1      0
16      1        1       0
17      1        2       0
18      1        1       0
19      1        -1      0
20      1        1       0
21      1        3       0
22      1        1       0
23      1        -1      0
24      1        1       0
25      1        -1      0
26      1        1       0
27      1        -1      0
28      1        1       0
29      1        -1      0
30      1        1       0
31      1        -1      0
32      0        1       0
33      0        2       1
34      0        1       0
35      0        -1      0
36      0        1       0
37      0        3       1
38      0        1       0
39      0        -1      0
40      0        1       0
41      0        -1      0
42      0        1       0
43      0        -1      0
44      0        1       0
45      0        -1      0
46      0        1       0
47      0        -1      0
48      1        1       0
49      1        2       1
50      1        1       0
51      1        -1      0
52      1        1       0
53      1        3       1
54      1        1       0
55      1        -1      0
```

Figure 5-3

Results of Exhaustive Test (Table A)

56	1	1	0
57	1	-1	0
58	1	1	0
59	1	-1	0
60	1	1	0
61	1	-1	0
62	1	1	0
63	1	-1	0
64	0	1	0
65	0	2	2
66	0	1	0
67	0	5	0
68	0	1	0
69	0	3	2
70	0	1	0
71	0	-1	0
72	0	1	0
73	0	-1	0
74	0	1	0
75	0	-1	0
76	0	1	0
77	0	-1	0
78	0	1	0
79	0	-1	0
80	1	1	0
81	1	2	2
82	1	1	0
83	1	5	0
84	1	1	0
85	1	3	2
86	1	1	0
87	1	-1	0
88	1	1	0
89	1	-1	0
90	1	1	0
91	1	-1	0
92	1	1	0
93	1	-1	0
94	1	1	0
95	1	-1	0
96	0	1	0
97	0	3	3
98	0	1	0
99	0	-1	0
100	0	1	0
101	0	3	3
102	0	1	0
103	0	-1	0
104	0	1	0
105	0	-1	0
106	0	1	0
107	0	-1	0
108	0	1	0
109	0	-1	0
110	0	1	0
111	0	-1	0
112	1	1	0
113	1	2	3
114	1	1	0
115	1	-1	0
116	1	1	0
117	1	3	3
118	1	1	0
119	1	-1	0
120	1	1	0
121	1	-1	0

Figure 5-4
Results of Exhaustive Test (Table B)

122	1	1	0
123	1	-1	0
124	1	1	0
125	1	-1	0
126	1	1	0
127	1	-1	0
128	0	1	0
129	0	2	4
130	0	1	0
131	0	4	0
132	0	1	0
133	0	2	4
134	0	1	0
135	0	-1	0
136	0	1	0
137	0	-1	0
138	0	1	0
139	0	-1	0
140	0	1	0
141	0	-1	0
142	0	1	0
143	0	-1	0
144	1	1	0
145	1	2	4
146	1	1	0
147	1	4	0
148	1	1	0
149	1	3	4
150	1	1	0
151	1	-1	0
152	1	1	0
153	1	-1	0
154	1	1	0
155	1	-1	0
156	1	1	0
157	1	-1	0
158	1	1	0
159	1	-1	0
160	0	1	0
161	0	2	5
162	0	1	0
163	0	-1	0
164	0	1	0
165	0	3	5
166	0	1	0
167	0	-1	0
168	0	1	0
169	0	-1	0
170	0	1	0
171	0	-1	0
172	0	1	0
173	0	-1	0
174	0	1	0
175	0	-1	0
176	1	1	0
177	1	2	5
178	1	1	0
179	1	-1	0
180	1	1	0
181	1	3	5
182	1	1	0
183	1	-1	0
184	1	1	0
185	1	-1	0
186	1	1	0
187	1	-1	0

Figure 5-5

Results of Exhaustive Test (Table C)

188	1	1	0
189	1	-1	0
190	1	1	0
191	1	-1	0
192	0	1	0
193	0	2	6
194	0	1	0
195	0	-1	0
196	0	1	0
197	0	3	6
198	0	1	0
199	0	-1	0
200	0	1	0
201	0	-1	0
202	0	1	0
203	0	-1	0
204	0	1	0
205	0	-1	0
206	0	1	0
207	0	-1	0
208	1	1	0
209	1	2	6
210	1	1	0
211	1	-1	0
212	1	1	0
213	1	3	6
214	1	1	0
215	1	-1	0
216	1	1	0
217	1	-1	0
218	1	1	0
219	1	-1	0
220	1	1	0
221	1	-1	0
222	1	1	0
223	1	-1	0
224	0	1	0
225	0	2	7
226	0	1	0
227	0	-1	0
228	0	1	0
229	0	3	7
230	0	1	0
231	0	-1	0
232	0	1	0
233	0	-1	0
234	0	1	0
235	0	-1	0
236	0	1	0
237	0	-1	0
238	0	1	0
239	0	-1	0
240	1	1	0
241	1	2	7
242	1	1	0
243	1	-1	0
244	1	1	0
245	1	3	7
246	1	1	0
247	1	-1	0
248	1	1	0
249	1	-1	0
250	1	1	0
251	1	-1	0
252	1	1	0
253	1	-1	0

Figure 5-6

Results of Exhaustive Test (Table D)

```
254     1         1         0
255     1         -1        0
TEST COMPLETE

:
```

Figure 5-7

Results of Exhaustive Test (Table E)

6.0 DISCUSSION OF FEASIBILITY

As discussed previously, one of the objectives of this program is to determine the practicality of using a microprocessor, such as the M6800, to implement the unbalanced normal class of procedures. Two major factors affecting the feasibility are the number of instructions required to implement the protocol, and the time necessary to execute these instructions. The total number of instructions has a significant effect on the cost of developing a processor-based system, and the throughput (or baud-rate over the communication line in this instance) is determined by the execution speed through critical paths on the program. These factors are discussed below.

6.1 Memory Requirements

The number of instructions required to implement the protocol can be approximated by examining the detailed flow charts in Section 4.0. This number is estimated to be 450 instructions. Note that this does not include code for an operating system or code required to manage the concurrent processes discussed previously. Approximately 500 instructions will be required for the OS, depending on the hardware design and desired features; this number will be more accurately determined in the continuing contract--Contract No. DCA 100-79-c-0050.

Memory is also required for variable storage (approximately 120 bytes) and for the data buffers for sending and receiving messages. Two eight-message buffers would require 16 times the number of bytes in a message.

6.2 Execution Time

The speed at which the microprocessor can execute the protocol in

real-time depends to a large extent on the actual hardware/software design: The hardware design can be "standard" or it can include many processes accomplished in hardware (such as the F6856). For the purpose of this program, the standard approach with the aid of the F6856 is assumed. The software design must address the time-critical portions of the simultaneous transmit/receive processes to ensure that these critical processes may be serviced in real time. For this program, no attempt has been made to optimize these processes, since a thorough analysis is required to determine just what is "critical." However, some rough estimates can be made based on the current state of the design.

Assuming a MPU rate of 1 cycle/microsec. it appears that a 9.6 or 19.2 kilobit/sec. transmission rate would not be too difficult. That is, a 19.2 kilobit/sec rate is equivalent to 400 microseconds per byte transmitted, which is approximately 100 instructions. It should be possible to keep the critical parts of the send/receive process under 100 instructions. A more thorough analysis might reveal that 100 kilobit/sec rate may be possible, but certainly more difficult. A faster MPU and additional hardware might be required. Another tradeoff that can be made is memory for speed; that is, table look-up may be used in some cases to reduce the number of instructions required to be executed.

APPENDIX A

SYNCHRONOUS PROTOCOL COMMUNICATIONS CONTROLLER - F6856

F3846/F6856 SYNCHRONOUS PROTOCOL COMMUNICATIONS CONTROLLER

DESCRIPTION – The F3846/F6856 Synchronous Protocol Communications Controller (SPCC) is a monolithic n-channel MOS-LSI circuit designed to satisfy the major interface requirements for Bit Oriented (BOP) and Byte Control Protocols (BCP). The SPCC converts parallel data from the CPU to a continuous serial data stream for transmission. Simultaneously, it converts received serial data to parallel data for the CPU. The SPCC is organized to interface with either an 8 or 16-bit bidirectional data bus, is fully TTL compatible and operates from a single +5 V supply.

- F6800 AND 8080 BUS COMPATIBLE
- DC TO 1M BPS DATA RATE
- LINE CONTROL PROTOCOLS
  - BIT ORIENTED PROTOCOLS (BOP): SDLC, ADCCP, HDLC
  - BYTE CONTROL PROTOCOLS (BCP): BISYNC, DDCMP AND OTHER BCP
- BIT ORIENTED PROTOCOLS
  - AUTOMATIC DETECTION AND GENERATION OF SPECIAL CONTROL SEQUENCES, i.e., FLAG, ABORT, GO-AHEAD
  - ZERO INSERTION AND DELETION
  - PRIMARY OR SECONDARY STATION SELECT
  - GLOBAL ADDRESS
  - AUTOMATIC EXTENDED ADDRESS
  - ONE OR TWO CONTROL BYTES
  - DATA CHARACTER LENGTH OF FIVE TO EIGHT BITS WITH 1 TO 8-BIT RESIDUAL LAST CHARACTER
  - CCITT-CRC ERROR DETECTION
  - IBM RETAIL STORE LOOP MODE
- BYTE CONTROL PROTOCOL – BISYNC
  - SPECIAL CHARACTER GENERATION: DLE, SYNC
  - SPECIAL CHARACTER DETECTION: DLE, SYNC, SOH, STX, ITB, ETB, ETX
  - USASCII OR EBCDIC
  - NON-TRANSPARENT MODE AND TRANSPARENT MODE
  - 8-BIT CHARACTER LENGTH
  - AUTOMATIC FILL CHARACTER INSERTION WITH SELECTABLE STRIPPING
  - CCITT OR CRC-16 ERROR DETECTION
- BYTE CONTROL PROTOCOLS – DDCMP AND OTHER
  - PROGRAMMABLE SYNC CHARACTERS
  - 5 TO 8-BIT CHARACTER LENGTH
  - SELECTABLE CRC ERROR DETECTION
  - AUTOMATIC FILL CHARACTER INSERTION WITH SELECTABLE STRIPPING
- DIRECTLY ADDRESSABLE PARAMETER CONTROL REGISTERS: MODE, SYNC/ADDRESS, TRANSMITTER CONTROL AND RECEIVER CONTROL
- SEPARATE ADDRESSABLE STATUS AND DATA REGISTERS FOR RECEIVER AND TRANSMITTER
- MODEM HANDSHAKE SIGNALS: $\overline{RTS}$, $\overline{CTS}$, $\overline{DTR}$, $\overline{DSR}$ AND CARRIER DETECT ($\overline{CD}$)
- NRZ OR NRZI (ZERO COMPLIMENTING)
- FULL OR HALF DUPLEX OPERATION
- SELF TEST LOOP MODE
- 8 OR 16-BIT BIDIRECTIONAL 3-STATE DATA BUS
- TTL COMPATIBLE
- SINGLE +5 V SUPPLY
- 40-PIN PACKAGE

CONNECTION DIAGRAM
DIP (TOP VIEW)



*6856 Designation
†3846 Designation

464 ELLIS STREET, MOUNTAIN VIEW, CALIFORNIA, 94042 (415) 962-5011/TWX 910-379-6435

FAIRCHILD



Fig. 1 BLOCK DIAGRAM



Fig. 2 RECEIVER DATA PATH



Fig. 3 TRANSMITTER DATA PATH

INPUT/OUTPUT DESIGNATIONS

NAME	TYPE	FUNCTION
D_0-D_{15}	I/O	DATA BUS: D_0-D_{15} contain bidirectional data status and control information to and from the CPU. D_0-D_7 may be Wired-OR to D_8-D_{15} for use as an 8-bit data bus.
A_0-A_2	I	REGISTER ADDRESS: A_0-A_2 select internal data, status and control registers. The internal registers may be selected as eight or 16 bits. See Register Address section.
BYTE	I	BYTE: A HIGH level indicates an 8-bit data bus. A LOW level indicates a 16-bit bus.
$\overline{CE}$	I	CHIP ENABLE: A LOW level enables a data bus transfer with DBE.
*R/$\overline{W}$	I	READ/$\overline{WRITE}$: A HIGH level allows data from the addressed register to be output to the data bus. A LOW level allows data from the bus to be loaded into the addressed register.
*DBE	I	DATA BUS ENABLE: A strobe on this input causes information transfer between the data bus and the addressed register when the $\overline{CE}$ input is LOW.
$\overline{CI}$	I	CHIP INITIALIZE: A LOW level initializes the internal control registers and timing.
RCLK	I	RECEIVER CLOCK: RCLK provides timing for the receiver logic. RCLK frequency is the same as the received baud rate.
RSI	I	RECEIVED SERIAL INPUT: RSI is the received serial data. Data changes on the positive going edge of RCLK.
TCLK	I	TRANSMITTER CLOCK. TCLK provides timing for the transmitter logic. TCLK frequency is the same as the transmitted baud rate.
TSO	O	TRANSMITTER SERIAL OUTPUT: TSO is the transmitted serial data. Data changes on the positive going edge of TCLK.
RDA	O	RECEIVER DATA AVAILABLE: A HIGH level indicates an assembled character is in the Receiver Buffer. RDA is reset on the trailing edge of DBE when the Receiver Buffer is read by the CPU.
RSOF	O	RECEIVED SYNC OR FLAG: RSOF is HIGH for one receiver clock period each time a received SYNC or FLAG is detected.
TBMT	O	TRANSMITTER BUFFER EMPTY: A HIGH level indicates the device is ready to receive new data and/or control information from the CPU. TBMT is reset on the trailing edge of DBE when the Transmitter Buffer is loaded.

INPUT/OUTPUT DESIGNATIONS (Cont'd.)

NAME	TYPE	FUNCTION
$\overline{IRQ}$	O	INTERRUPT REQUEST: A LOW level indicates an error has occurred as a result of a Receiver Overrun (ROVR) or Transmitter Underrun (TUR). ROVR occurs if the CPU fails to read data from the Receiver Buffer before it is overwritten by the next assembled character. TUR occurs if the CPU fails to load the Transmitter Buffer within one character time after TBMT goes HIGH. $\overline{IRQ}$ is reset on the trailing edge of DBE when the Receiver Status is read for an ROVR or the Transmitter Status for a TUR.
$\overline{DTR}$	O	DATA TERMINAL READY: The $\overline{DTR}$ output is general purpose in nature. It can be set LOW by programming the appropriate bit of the Receiver Control Register.
$\overline{DSR}$	I	DATA SET READY: The $\overline{DSR}$ input is general purpose in nature. It can be tested by the CPU by reading the Transmitter Status Register.
$\overline{CD}$	I	CARRIER DETECT: The $\overline{CD}$ input is general purpose in nature. It can be tested by reading the Transmitter Status Register.
$\overline{RTS}$	O	REQUEST TO SEND: $\overline{RTS}$ is used with $\overline{CTS}$ to enable the transmitter. It may be set LOW by programming the appropriate bit of the Transmitter Control Register.
$\overline{MISC}$	O	MISCELLANEOUS: The $\overline{MISC}$ output is general purpose in nature. It can be set LOW by programming the appropriate bit of the Receiver Control Register.
$\overline{CTS}$	I	CLEAR TO SEND: $\overline{CTS}$ is used with $\overline{RTS}$ to enable the transmitter. It can be tested by reading the Transmitter Status Register.
V_{CC}	I	POWER SUPPLY INPUT: +5 V
V_{SS}	I	GROUND: 0 V reference.
†$\overline{RD}$	I	READ PULSE: Pulse (negative) on this input with address and $\overline{CE}$ transfers the addressed data register contents to the data bus.
†$\overline{WR}$	I	WRITE PULSE: Pulse (negative) on this input with address and $\overline{CE}$ transfers the data bus information to the addressed register.

*Pin label for F6856
†Pin label for F3846

ERROR CONTROL

BOP	A Frame Check Sequence (FCS) is transmitted/received as a 16-bit character following the last data character of a frame. The CRC polynomial used to generate/check the FCS is CRC-CCITT ($X^{16} + X^{12} + X^5 + 1$) with the dividend preset to "0" or "1"s.
BISYNC	A Block Check Character (BCC) is transmitted/received as a 16-bit character following an ITB, ETB or ETX character. The CRC polynomial used to generate/check the BCC is either CRC-16 ($X^{16} + X^{15} + X^2 + 1$) or CRC-CCITT with the dividend preset to "0"s.
BCP	A BCC, twice the data character length is transmitted/received following the last data character of a message if CRC is selected. The CRC polynomial used to generate/check the CRC changes with character length. These polynomials are listed below. 5 Bit $X^{10} + X^9 + X^3 + X^2 + 1$ 6 Bit $X^{12} + X^{11} + X^3 + X^2 + 1$ (CRC-12) 7 Bit $X^{14} + X^{12} + X^4 + X^2 + 1$ 8 Bit CRC-16 or CRC-CCITT The dividend is always preset to "0"s.

REGISTER DEFINITIONS

		BITS	DESCRIPTION
ADDRESSABLE			
MCSA	Mode Control Sync/Address	16	The upper eight bits (MCR) contain mode control information common to the receiver and transmitter. The lower eight bits (SAR) contain the programmed SYNC character in SCP or the secondary address in SOP. It is not used in Bisync mode.
TCDR	Transmitter Control and Data Register	16	The upper eight bits (TCR) contain control information specifically for the transmitter. The lower eight bits (TDB) contains the data character to be transmitted.
RCTS	Receiver Control and Transmitter Status Register	16	The upper eight bits (RCR) contain control information specifically for the receiver. The lower eight bits (TSR) contain transmitter and modem status information.
RSDR	Receiver Status and Data Register	16	The upper eight bits (RSR) contain receiver status information. The lower eight bits (RDB) contains the assembled received character.
INTERNAL RECEIVER			
RIR	Receiver Input Register	8	RIR, RIB, RSPR are used for character assembly and CCR is used to check for received CRC error.
RIB	Receiver Input Buffer	16	
RSPR	Receiver Serial to Parallel Register	8	
CCR	CRC Check Register	16	
INTERNAL TRANSMITTER			
TXR	Transmitter Shift Register	8	TXR is used to convert parallel data from TDB to a serial output. CGR generates the transmitted CRC check sequence.
CGR	CRC Generation Register		

SHORT FORM REGISTER FORMAT



SPECIAL CHARACTERS

CHARACTER	BIT PATTERN	FUNCTION
BOP		Frame
FLAG	01111110	Message
ABORT	11111111 Generated 11111110 Detected	Terminate a message prematurely
GA	11111110	Close frame in Store Loop Mode
ADDRESS	SAR	Secondary station address
BISYNC		
SYNC	00010110 USASCII 00110010 EBCDIC	Start a message and fill character
PAD	11111111	End of frame pad
DLE	00010000	Data link escape
SOH	00000001	Start of heading
STX	00000010	Start of text
ITB	00011111	End of intermediate transmission block
ETB	00010111 USASCII 00100110 EBCDIC	End of transmission block
ETX	00000011 ETX	End of transmission
BCP		
SYNC	SAR	Start a message and fill character
PAD	11111111	End of frame pad, selectable fill character for DDCMP.

FUNCTIONAL DESCRIPTION – The SPCC is functionally partitioned into receiver, transmitter, addressable registers and data bus control. Figure 1 is a block diagram of the SPCC. Figures 2 and 3 show the data flow in the receiver and transmitter respectively.

RECEIVER OPERATION

GENERAL – The Mode Control Sync/Address Register (MCSA) must be programmed prior to starting receiver operation. The receiver may then be enabled and the character length established by programming the receiver control register (RCR). Once the receiver is enabled, data on the RSI input will be serially shifted into the Receiver Input Register (RIR). Data is decoded from NRZI to NRZ as it is continuously monitored (on a bit-for-bit basis) for a match with the FLAG (BOP) or SYNC (Bisync or BCP) character. The RSOF output is set HIGH for one RCLK clock period when a match occurs. The receiver then operates as described below for each mode of operation.

BOP OPERATION – A flow chart of BOP receiver operation is shown in Figure 4. The receiver starts assembling characters and accumulating the CRC immediately after the detection of a FLAG. It also continues to search for additional FLAG, ABORT or GA characters on a bit for bit basis. Zero deletion (to remove "0"s added to the data stream after five consecutive "1"s to distinguish data from FLAG, ABORT and GA) is implemented in the RIR after the FLAG detection logic.

Assembled characters are shifted through the Receiver Input Buffer (RIB) into the Receiver Serial-to-Parallel Register (RSPR) and transferred to the Receiver Data Buffer (RDB). The RDA output and status bit are set HIGH each time data is transferred to RDB. Receiver data should be read by the CPU before the next character is assembled to prevent an overrun, resulting in loss of data. The $\overline{IRQ}$ output will go LOW and the ROVR status bit will be set if an overrun occurs.

Character length assembly is set at eight bits per character at the start of each frame. It remains at eight bits until the address and control fields (See Figure 5) have been processed. Character length switches to the programmed length at the start of the information field, if any, until the closing FLAG, ABORT or GA is detected. The length of the address field is determined by monitoring the least significant bit (LSB) of each address character for a logic "1". The last character of the address field has a "1" in the LSB. The length of the control field is one or two bytes as programmed in the MCR.

Character assembly and CRC accumulation are stopped when a closing FLAG, ABORT or GA is detected. REOM, ABGA (if the closing character was an ABORT or GA), RDL_0-RDL_2 (indicating length of last character) and RERR (if the accumulated CRC is incorrect) status bits are set. The last character is transferred to RDB and the RDA output is set HIGH.



Fig. 4 BOP RECEIVE

FLAG	ADDRESS FIELD	CONTROL FIELD	INFORMATION FIELD (IF ANY)	FCS	FLAG
	n 8-BIT BYTES	1 OR 2 8-BIT BYTES	0 to m BITS	16 BITS	

INCLUDED IN CRC ACCUM.

Fig. 5 BOP MESSAGE FORMAT

The CRC accumulation includes all characters following the opening FLAG through the frame check sequence (FCS). The contents of the CRC Check Register (CCR) are checked at the close of a frame if CRC is selected. If an error is detected, RERR status bit is set. Neither the FCS nor the closing FLAG are assembled and passed on to the CPU.

The receiver may be turned off after the status and last characters are read by the CPU by resetting the RE bit of RCR or it can be left active to receive additional frames.

The closing FLAG of one frame may be used as the opening FLAG of the next frame. Character assembly of the next frame starts with the first non-FLAG character. If the frame was closed with an ABORT or GA, an opening FLAG must be detected before character assembly of the next frame is started.

All receiver status bits except RDA are reset after the Receiver Status Register (RSR) is read by the CPU. The RDA output and status bit are reset when RDB is read by the CPU.

If secondary address is selected, the first non-FLAG character of a frame is compared to the contents of the SYNC/Address Register. Data for the frame is not passed on to the CPU if no address match occurs. When GLOBAL address is selected, an all '1s' address results in an address match.

LOOP REPEATER OPERATION – Loop Repeater Mode is a special case of BOP. Receiver operation is the same as for BOP except the NRZI decode logic is disabled, frames may be terminated by a GO-AHEAD or FLAG, and received data and GA are routed to the transmitter. RCLK and TCLK should be tied together in this mode.

BISYNC OPERATION – A flow chart of Bisync receiver operation is shown in Figure 6. Characters in Bisync mode may be either EBCDIC or USASCII as programmed in the MCR. Character length defaults to eight bits. The eighth bit, when USASCII is programmed may be used for odd parity by the CPU. It is ignored in the recognition of the USASCII characters.
Character assembly starts after receipt of two continuous SYNC characters and continues until the receiver is turned off by resetting the RE bit of RCR. Assembled characters are shifted through the RIB to the RSPR and transferred to the RDB. The RDA output and status bit are set HIGH each time a character is transferred to the RDB. All characters which match the SYNC character in non-transparent mode and DLE SYNC pairs (if not immediately preceded by an odd number of DLE's) in transparent mode are excluded from the RDB. However, the RSOF output goes HIGH for one RCLK clock period each time a SYNC character is detected.

Data must be read by the CPU each time the RDA output goes HIGH before the next character is assembled to prevent an overrun, resulting in loss of data. The $\overline{IRQ}$ output goes LOW and the ROVR status bit is set if an overrun occurs.

The receiver always starts operation in the non-transparent mode. It switches to transparent mode if a DLE STX character pair is received. The receiver will then remain in transparent mode until a DLE ITB, DLE ETB or DLE ETX (if not immediately preceded by an odd number of DLE's) character pair is received.

CRC accumulation begins after the first non-SYNC character if the first character is an SOH or STX. It begins after the second non-SYNC character and enters transparent mode if the first two non-SYNC characters are DLE STX. SYNC characters in non-transparent mode or DLE SYNC pairs in transparent mode are excluded from the CRC accumulation. The first DLE of a DLE DLE sequence and the DLE of DLE ITB, DLE ETB or DLE ETX sequences are not included in the accumulation. The CRC is checked for 0000 remainder after receipt of an ITB, ETB or ETX in non-transparent mode or DLE ITB, DLE ETB or DLE ETX in transparent mode. The REOM and RERR (a non-zero remainder is detected) status bits are set when the closing character is transferred to the RDB and RDA is set HIGH. The block check character (BCC) following the closing character is passed to the CPU as the next two characters. If the closing character was an ETB or ETX, the receiver should be reset by dropping the RE bit of RCR. If the closing character was an ITB, CRC accumulation and character assembly will start again on the first character following the BCC.

All receiver status bits except RDA are reset each time RSR is read by the CPU. The RDA output and status bit are reset each time RDB is read by the CPU.



Fig. 6 BISYNC RECEIVE



Shaded area included in CRC accumulation.

Fig. 7 BISYNC MESSAGE FORMAT

BCP OPERATION – The flow diagram for BCP mode other than BISYNC is shown in Figure 8. The SYNC character is programmed in Sync/Address Register (SAR). All characters, including the SYNC character are the length specified in the Receiver Control Register (RCR).

Character assembly starts after receipt of two contiguous SYNC characters and continues until the receiver is turned off by resetting the RE bit of RCR. Assembled characters are shifted through the RIB to the RSPR and transferred to the RDB. The RDA output and status bit are set HIGH each time an assembled character is transferred to the RDB. All characters which match the SYNC character are excluded from the RDB, if SYNC strip has been programmed. Only leading SYNC characters are excluded from the RDB if sync stripping has not been programmed. However, the RSOF output goes HIGH for one RCLK clock period each time a SYNC character is detected.

Data must be read by the CPU each time the RDA output goes HIGH before the next character is assembled. If not, an overrun will occur resulting in loss of data. The $\overline{IRQ}$ output goes LOW and the ROVR status bit is set if an overrun occurs.

CRC accumulation begins with the first non-SYNC character and includes all subsequent characters if sync strip is not programmed. The CRC accumulation will include only non-SYNC characters if sync strip is programmed. The CRC accumulation is checked each character time and the RERR status bit is set if the remainder does not equal "0" or reset if the remainder equals "0." Since there is not defined end of message character, the REOM status bit is not set. The CPU must determine when the end of message occurs and check the RERR status at that time. If an error free message has been received, RERR will be "0" for one character time. RE should be dropped, thereby resetting the receiver, after the last character has been read.



Fig. 8 BCP RECEIVE



Fig. 9 BCP MESSAGE FORMAT

TRANSMITTER OPERATION

GENERAL – The Mode Control Sync/Address Register (MCSA) must be programmed prior to starting transmitter operation. The RTS bit of the Transmitter Control Register (TCR) must be set to turn on the transmitter. The SOM bit of TCR may also be set at this time and the Transmitter Data Buffer (TDB) loaded with the first character of the message. When $\overline{RTS}$ has been loaded into TCR, the $\overline{RTS}$ output goes LOW. The TSO output is held HIGH (marks) until the $\overline{CTS}$ input goes LOW. Two SYNC or FLAG characters are then outputted on TSO, if SOM has been set. Otherwise TSO will continue to output marks until SOM is set and the first character is loaded into TDB. Transmitter operation after the two SYNC or FLAG characters have been outputted depends on the mode of operation. Note, RTS and transmitter character length must be reloaded each time TCR is updated until after the EOM (end of message) bit has been set.

BOP OPERATION – Character length in BOP mode always starts at eight bits per character each frame. It remains eight bits until the address and control fields have been transmitted. It then switches to the programmed length at the start of the information field, if any, until the last character has been transmitted. Character length switches back to eight bits for the transmission of the Frame Check Sequence (FCS) and the closing FLAG.

A flow diagram for BOP transmitter operation is shown in Figure 10. The secondary address is transmitted after the initial two FLAGs. The secondary address comes from the Sync/Address Register (SAR) if the device is programmed as a secondary station or from the TDB if the device is programmed as a primary. If the secondary address came from SAR, it is followed in the transmission by the character from TDB. Characters are transferred in parallel from SAR or TDB to the Transmitter Shift Register (TXR) and serially shifted, LSB first, out the TSO output. The TBMT output and status bit are set HIGH each time data is transferred from TDB. The CPU must update TCR, if required, and load TDB with the next character. An underrun occurs if this is not done within one character time. If an underrun occurs, the TUR status bit is set and an ABORT (11111111) is transmitted. The output is held at a mark until SOM is set for a new message. A transmitter overrun occurs if TDB is updated before TBMT goes HIGH. An overrun can result in the misinterpretation or loss of the character in TDB. The TOR status bit is set when an overrun occurs.

The least significant bit (LSB) of each character, starting with the secondary address is examined. The first character with an LSB = "1" denotes the last character of the address field. The next one or two characters (programmed in MCR) are the control field. The character length switches to the programmed length in TCR after the last character of the control field unless that character was the end of message.

The CPU must set the EOM bit of TCR when loading the last character of the message. Character length may be changed at this time to allow transmission of a residual last character. The character in TDB is followed by the FCS (if CRC is selected) and a closing FLAG when EOM is set. The transmitter may be turned off by resetting RTS after TBMT goes HIGH or it may remain active. The closing FLAG of one frame may be used as the opening FLAG of the next frame by setting SOM and loading TDB after TBMT goes HIGH. If the transmitter is left active and SOM has not been set, FLAG characters are transmitted between frames if the GATD bit of TCR equals "0" or marks if GATD equals "1".

A message may be terminated at any time with an ABORT by setting the TACG bit of TCR. This causes the TSO output to go immediately to a mark condition until SOM is set.

Data transmitted on the TSO output is continuously monitored for five consecutive "1s." A "0" is inserted in the data stream each time this condition occurs. This insures a data character will not be interpreted as a FLAG, ABORT or GA at the received end.

TUR and TOR status bits are reset whenever the Transmitter Status Register (TSR) is read. The TBMT output and status bit are reset when TDB is loaded.

CRC accumulation begins with the first non-FLAG character and includes all subsequent characters up to and including the last data character. The accumulated CRC is then transmitted as the FCS following the last data character, if CRC is selected.

LOOP REPEATER OPERATION – Loop Repeater Mode is a special case of BOP. The primary station in the loop should be programmed for normal BOP primary operation. The GATD bit of TCR is used to initiate a polling sequence. When this bit is set, marks are transmitted after the closing FLAG of a frame. The last "0" of the closing FLAG and the next seven "1s" are interpreted down loop as a GO-AHEAD. The end of the polling sequence is detected when the ABGA (received GA) bit of the RSR is set.

Down-loop stations should be programmed as BOP secondary, loop repeater (LRSS = "1" in MCR). In this mode, data received at the RSI input is delayed one bit time and outputted on TSO. When data is to



Fig. 10 BOP TRANSMIT

be transmitted in this mode, the CPU should set RTS and SOM and load the first character into TDB. CTS is ignored in this mode. The transmitter waits for a received GA. When a received GA is detected, the seventh "1" is changed to a "0," creating a FLAG. This prevents down-loop station from receiving a GA, reserving the line for the transmitting station. The TBMT output and status bit are set and transmitter operation proceeds in normal BOP operation except the NRZI encode logic is disable.

When the last character and FCS have been transmitted, the message is terminated with a GA. TSO switches back to RSI delayed one bit time. Down-loop stations may then capture the line by detecting the GA.

RCLK and TCLK should be tied together in this mode.

BISYNC OPERATION – A flow diagram for Bisync transmitter operation is shown in Figure 11. Character length for Bisync mode defaults to eight bits per character. The transmitter always assumes non-transparent mode unless forced to transparent by the CPU.

The message format following the initial SYNC pair depends on the action of the CPU. If the Transmitter Data Buffer (TDB) has not been loaded with the first character of the message, SYNC characters are outputted on TSO until a TDB load. This can occur only with an 8-bit data bus, since TCR and TDB are loaded simultaneously for a 16-bit data bus. The character from TDB, when available, is transferred to the Transmitter Shift Register, (TSR) and serially shifted out the TSO output. The character in TDB is preceded with a contiguous DLE when GATD (transmit DLE) is set. GATD bit is cancelled after it has been internally processed. The first occurrence is interpreted as a DLE STX command and the transmitter begins transparent mode operation. The transmitter will remain in transparent mode until the end of message.

The TBMT output and status bit are set HIGH each time data is transferred from TDB. The CPU should update TCR, if required, and load TDB with the next character. An underrun occurs if this is not done within one character time and the TUR status bit is set and SYNC characters (or DLE SYNC pairs in transparent mode) are transmitted until TDB is updated. A transmitter overrun occurs if TDB is updated before TBMT goes HIGH. An overrun can result in the misinterpretation or loss of the character in TDB. The TOR status bit is set when an overrun occurs.

The EOM bit of TCR, GATD (if in transparent mode) and TACG (if the accumulated CRC is to be transmitted as the Block Check Character) should be set when the last character is loaded into TDB. The last character must be an ITB, ETB or ETX if CRC is used. A 16-bit BCC, if selected, is transmitted following the last character. The last character is followed by marks for a minimum of one character time if no BCC is transmitted.

A second block of data may be transmitted immediately following the BCC by setting SOM and loading TDB after TBMT goes HIGH. The transmitter may be turned off at this time by resetting RTS. The transmitter transmits marks following the BCC for a minimum of one character time if SOM is not set.

CRC accumulation begins after the first non-SYNC character for non-transparent mode, or after the second non-SYNC character if the message starts in transparent mode. The CRC continues up to and including the last character. SYNC characters or DLE SYNC pairs caused by a transmitter underrun are not included. Forced DLE characters in transparent mode are not included. The forced DLE of a DLE STX pair which occurs after the start of the message is included. See Figure 7.

TUR and TOR status bits are reset whenever the Transmitter Status Register (TSR) is read. The TBMT output and status bit are reset when TDB is loaded.



Fig. 11 BISYNC TRANSMIT

BCP OPERATION – The flow diagram for BCP mode other than Bisync is shown in Figure 12. The SYNC character is programmed in the Sync/Address Register (SAR). All characters are the length specified in the Transmitter Control Register (TCR).



Fig. 12 BCP TRANSMIT

The message format following the initial SYNC pair depends on the action of the CPU. If the Transmitter Data Buffer has not been loaded with the first character of the message, SYNC characters are transmitted until a TDB load. This can occur only with an 8-bit data bus, since TCR and TDB are loaded simultaneously for a 16-bit data bus. The character from TDB, when available, is transferred to the Transmitter Shift Register (TSR) and serially shifted out the TSO output. The TBMT output and status bit are set HIGH each time data is transferred from TDB. The CPU should update TCR, if required, and load TDB with the next character. An underrun occurs if this is not done within one character time and the TUR status bit is set and SYNC characters (marks, if sync stripping is not programmed) are transmitted until TDB is updated. A transmitter overrun occurs if TDB is updated before TBMT goes HIGH. An overrun can result in the misinterpretation or loss of the character in TDB. The TOR status bit is set when an overrun occurs.

The EOM bit of TCR and TACG (if the accumulated CRC is to be transmitted as the Block Check Character) should be set when the last character is loaded into TDB. The last character is followed by a BCC and a pad character if CRC is selected, or the pad character only if CRC is not selected. The transmitter may be turned off by resetting $\overline{RTS}$ after TBMT goes HIGH.

CRC accumulation (See Error Control) includes all non-SYNC characters. The CRC Generation Register (CGR) in BCP mode is defined as twice the character length.

TUR and TOR status bits are reset whenever the Transmitter Status Register (TSR) is read. The TBMT output and status bit are reset when TDB is loaded.

DATA BUS CONTROL (6856)

The CPU uses the Register Address (A_0-A_2), Byte Select (BYTE), Chip Enable ($\overline{CE}$), Read/Write ($R/\overline{W}$), and Data Bus Enable (DBE) inputs to control information transfer on the data bus. The Byte Select input specifies a 16-bit data bus when BYTE = "0" or an 8-bit data bus when BYTE = "1." For an 8-bit data bus, D_0 through D_7 may be Wired-OR with the corresponding pins D_8 though D_{15}.

A read operation ($R/\overline{W}$ = "1") is initiated on the leading edge of DBE. The other control inputs (A_0-A_2, BYTE, $\overline{CE}$ and $R/\overline{W}$) must be stable before the leading edge of DBE (see Dynamic Characteristics). Any unused bits in the addressed register are "0." D_8-D_{15} contain receiver status when TSR is read using a 16-bit bus. Status bits are reset on the trailing edge of DBE, when the appropriate register is read.

Data is loaded into the addressed register on the trailing edge of DBE for a write ($R/\overline{W}$ = "0") operation. The other control inputs must be stable prior to the leading edge of DBE. TBMT is reset on the trailing edge of DBE when TCDR (16-bit bus) or TDB (8-bit bus) is addressed.

DATA BUS CONTROL (3846)

Bus control for the F3846 has the same characteristics as the F6856 with $\overline{RD}$ only for read rather than DBE = "1" and $R/\overline{W}$ = "1" and $\overline{WR}$ only for write rather than DBE = "1" and $R/\overline{W}$ = "0."

REGISTER ADDRESSES

	$R/\overline{W}$	A_0	A_1	A_2	REGISTER	$\overline{RD}$	$\overline{WR}$
BYTE = "0"	1	X	0	0	RSDR	0	1
16-BIT	0	X	1	0	TCDR	1	0
DATA BUS	0	X	0	1	MCSA	1	0
	1	X	1	1	$RCTS_L$ (TSR)	0	1
	0	X	1	1	$RCTS_U$ (RCR)	1	0
BYTE = 1	1	0	0	0	$RSDR_L$ (RDB)	0	1
8-BIT DATA	1	1	0	0	$RSDR_U$ (RSR)	0	1
BUS D_0-D_7	0	0	1	0	$TCDR_L$ (TDB)	1	0
WIRE OR'ED	0	1	1	0	$TCDR_U$ (TCR)	1	0
TO D_8-D_{15}	0	0	0	1	$MCSA_L$ (SAR)	1	0
	0	1	0	1	$MCSA_U$ (MCR)	1	0
	1	0	1	1	$RCTS_L$ (TSR)	0	1
	0	1	1	1	$RCTS_U$ (RCR)	1	0

PROGRAMMING

The Mode Control Sync Address Register (MCSA) is a directly addressable write only register used to configure the SPCC for the user's specific data communications environment. MSCA should be programmed after initialization and prior to initiating data transmission or reception. It may be changed at any time that both the receiver and transmitter are disabled. The default mode (after initialization) is BOP primary with one byte control field, NRZI encoding, 8-bit character length and error control using CRC-CCITT preset to "1s." The lower byte, sync/address, is not used in BOP primary mode.

The Transmitter Control and Data Register (TCDR) is a directly addressable write only register which controls the format of the transmitted data. The lower byte (TDB) contains the data characters to be transmitted. The upper byte (TCR) contains control information relating specifically to the data being transmitted. TCDR may be updated whenever the TBMT output is HIGH. The default mode for this register is all "0s" corresponding to transmitter disabled.

The upper byte (RCR) of the Receiver Control and Transmitter Status Register (RCTS) is a directly addressable write only register which contains control information specifically related to the receipt of data and the $\overline{DTR}$ and $\overline{MISC}$ general purpose outputs. Those bits which control the received character length should not be changed while the receiver is enabled. The default value of RCR is all "0s" corresponding to receiver disabled and general purpose outputs at a HIGH level.

Specific definition of the format of the addressable registers is given in the following section. Address information is given in the Data Bus Control section.

ADDRESSABLE REGISTER FORMAT



MODE CONTROL SYNC/ADDRESS REGISTER (MSCA) – Write Only

BIT	NAME	MODE	FUNCTION
0-7	SAR		Sync/Address Register
		BOP	Secondary Address for secondary station mode
		Bisync	Not used
		BCP	SYNC Character
8	EC		Error Control
		BOP	0 = CCITT preset to all "0"s 1 = CCITT preset to all "1"s
		Bisync	0 = CRC-16 preset to all "0"s 1 = CCITT preset to all "0"s
		BCP	Same as Bisync for 8-bit characters length ONLY.
9	LOOP	All	Self test loop mode. TSO loop to RSI internally
10	NRZI	All	0 = NRZ data 1 = NRZI, zero complementing
11	CC	BOP	0 = 1 control byte, 1 = 2 control bytes
		Bisync	Not used
		BCP	Not used
12	LRSS		Loop Repeater/Sync Strip
		BOP	0 = Normal mode 1 = Loop repeater mode
		Bisync	Not used
		BCP	0 = Tx Mark for FILL character Strip Leading SYNC's only 1 = Tx SYNC for FILL character Strip all SYNC's
13-15		All	Protocol Select 15 14 13 0 0 0 BOP, Primary 0 1 0 BOP, Secondary 0 1 1 BOP, Second. Global 1 0 0 BCP 1 1 0 Bisync – USASCII 1 1 1 Bisync – EBCDIC 0 0 1 Reserved 1 0 1 Reserved

ADDRESSABLE REGISTER FORMAT (Cont'd.)

15	14	13	12	11	10 9 8	7 6 5 4 3 2 1 0
SOM	TACG	GATD	EOM	RTS	TCL_2 – TCL_0	TRANSMITTER DATA BUFFER

TRANSMITTER CONTROL AND DATA REGISTER (TCDR) – Write Only

BIT	NAME	MODE	FUNCTION
0-7	TDB	All	Transmitter Data Buffer
8-10	TCL_0-TCL_2	BOP/BCP	Transmitter Character Length 8 9 10 0 0 0 8-bits 1 0 0 1 0 1 0 2 1 1 0 3 0 0 1 4 1 0 1 5 0 1 1 6 1 1 1 7
		BISYNC	Character length automatically 8-bits
11	RTS	All	Request to Send. "0" = "1" on $\overline{RTS}$ output; "1" = "0" on $\overline{RTS}$ output.
12	EOM	All	End of Message. "1" defines character in TBD as last data character of message. This bit is self-cancelling.
13	GATD	BOP	Go-ahead/Transmit DLE "0" = FLAGs transmitted between frames "1" = Marks transmitted between frames
		BISYNC	"1" = Transmit DLE character ahead of character in TDB. Enter transparent mode.
		BCP	Not used.
14	TACG	BOP BISYNC/ BCP	Transmit Abort/CRC Generate "1" = Transmit Abort "0" = No CRC on transmitted message "1" = Transmit Block Check Character after last data character.
15	SOM	All	Start of Message. Initiates start of message causing SYNCs or FLAGs to be transmitted. This bit is self-cancelling.

ADDRESSABLE REGISTER FORMAT (Cont'd.)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DTR	MISC	NOT USED		CRC	RE	RCL_1 – RCL_0		TUR	TBMT	TOR	NOT USED		CTS	CD	DSR

RECEIVER CONTROL AND TRANSMITTER STATUS REGISTER (RCTS) – Read/Write

BIT	NAME	MODE	FUNCTION
0	DSR	All	Data Set Ready. Equals "1" when $\overline{DSR}$ input is LOW.
1	CD	All	Carrier Detect. Equals "1" when $\overline{CD}$ input is LOW.
2	CTS	All	Clear to Send. Equals "1" when $\overline{CTS}$ input is LOW.
3-4			Not used
5	TOR	All	Transmitter Overrun. "1" = CPU updated TCDR before the SPCC was ready.
6	TBMT	All	Transmitter Buffer Empty. "1" = CPU may load new data and/or Control information in TCDR.
7	TUR	All	Transmitter Underrun. "1" = CPU failed to load TDB in time. Abort is transmitted in BOP mode. When TUR occurs fill characters are transmitted in BISYNC or BCP. TUR occurs along with a LOW level of $\overline{IRQ}$ output.
8-9	RCL_0-RCL_1	All	Receiver Character Length 8 9 0 0 8-bits 1 0 5 0 1 6 1 1 7
10	RE	All	Receiver Enable. "1" enables receiver
11	CRC	All	"0" = No CRC (Transmit/Receive) "1" = CRC selected
12-13			Not used
14	MISC	All	Miscellaneous. "0" = "1" on $\overline{MISC}$ output; "1" = "0" on $\overline{MISC}$ output.
15	DTR	All	Data Terminal Ready. "0" = "1" on $\overline{DTR}$ output; "1" = "0" on $\overline{DTR}$ output.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ROVR	RDA	REOM	ABGA	RDL_2 – RDL_0			RERR	RECEIVER DATA BUFFER							

RECEIVER STATUS AND DATA REGISTER (RSDR) – Read Only

BIT	NAME	MODE	FUNCTION
0-7	RDB	All	Receiver Data Buffer
8	RERR	All	Received Error. "1" = CRC error occurred on received message. Asserted when last character is in RDB.
9-11	RDL_0-RDL_2	BOP only	Received Last Character Length. Corresponds to the number of bits in last character. 000 = 8 bits, 100 = 1 bit, 010 = 2 bits, etc.
12	ABGA	BOP only	Abort/Go-Ahead Corresponds to received Abort if RERR="1" or go-Ahead if RERR="0"
13	REOM	BOP BISYNC	Received End of Message "1" = Received FLAG, Abort or Go-Ahead "1" = Received ITB, ETB, or ETX (preceded by DLE in transparent mode).
14	RDA	All	Received Data Available. "1" indicates valid data available in RDB.
15	ROVR	All	Receiver Overrun. "1" indicates CPU failed to read data in RDB before next character was assembled. Accompanied by a LOW on $\overline{IRQ}$ output.

ABSOLUTE MAXIMUM RATINGS

Operating Temperature	
Ceramic	−55°C to +125°C
Cermet	−55°C to +125°C
Plastic	0°C to +70°C
Storage Temperature	−65°C to +150°C
Supply Voltage	−0.3 V to +7.0 V
Input/Output Voltage	−0.3 V to +10 V
Input Voltage	−0.3 V to +15 V
Output Voltage	−0.3 V to +10 V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

ELECTRICAL CHARACTERISTICS: Over the Operating Temperature Range

SYMBOL	PARAMETER	LIMITS MIN	LIMITS TYP	LIMITS MAX	UNIT	CONDITIONS
V_{CC}	Supply Voltage	4.5	5.0	5.5	V	
	Input Voltage					
V_{IL}	Input LOW	−0.3		0.8	V	
V_{ILC}	Clock LOW	−0.3		0.8	V	
V_{IH}	Input HIGH	2.0		V_{DD}	V	
V_{IHC}	Clock HIGH	2.4		V_{DD}	V	
	Output Voltage					
V_{OL}	Output LOW			0.45	V	I_{OL} = 3.2 mA
V_{OH}	Output HIGH	2.4			V	I_{OH} = −600 μA
	Leakage Current					
I_{LI}	Input Leakage			10	μA	
I_{LO}	Output Leakage			±10	μA	
I_{DD}	Supply Current			120	mA	V_{DD} = 5.5 V
	Capacitance					
C_I	Input			10	pF	Measured at 27°C
C_O	Output			15	pF	and 1 MHz
C_{IO}	Bus In			20	pF	

DYNAMIC CHARACTERISTICS: Over the Operating Temperature Range, V_{CC} = 5 V ±10%
C_L = 100 pF for D_0–D_{15}, C_L = 50 pF for all other outputs

SYMBOL	PARAMETER	LIMITS MIN.	LIMITS TYP.	LIMITS MAX.	UNITS
	Set-up and Hold Time				
t_{ACS}	Address/Control Set-up	100			ns
t_{ACH}	Address/Control Hold	100			ns
t_{DS}	Data Bus Set-up (Write)	200			ns
t_{DH}	Data Bus Hold (Write)	100			ns
t_{RS}	RSI Set-up			200	ns
t_{RH}	RSI Hold	100			ns
	Pulse Width				
t_{CI}	CI	450			ns
$t_{DBE(\overline{RD})}$	DBE/$\overline{RD}$, $\overline{WR}$	450			ns
	Delay Time				
t_{DD}	Data Bus (Read)			250	ns
t_{TSD}	Transmit Serial Data			200	ns
t_{BRD}	Bus Release			150	ns
f	Clock Frequency			1.0	MHz
t_{CPW}	Clock Pulse Width	400			ns

CHIP INITIALIZE



CLOCK AND SERIAL DATA



READ/WRITE DATA BUS



PACKAGE OUTLINE

40-PIN CERAMIC DUAL IN-LINE SIDE-BRAZED



NOTES:
All dimensions in inches (bold) and millimeters (parentheses)
Pin material nickel gold-plated kovar
Cap is kovar
Base is ceramic
Package weight is 6.5 grams

40-PIN PLASTIC DUAL IN-LINE PACKAGE



NOTES:
All dimensions in inches (bold) and millimeters (parentheses)
Pins are tin-plated kovar
Package material is plastic
Pins are intended for insertion in hole rows on 0.600" (15.42) centers
They are purposely shipped with "positive" mmisalignment to facilitate insertion.

APPENDIX B

LSI MICRO PACKET NETWORK INTERFACE - WD2501

WESTERN DIGITAL
CORPORATION

PRELIMINARY

LSI MICRO PACKET NETWORK INTERFACE (μPAC) WD2501
SHORT FORM DATA SHEET

FEATURES

- Packet Switching Controller Compatible with CCITT Recommendation X.25, Level 2, LAP.
- Programmable Primary Timer (T1) And Retransmission Counter (N2)
- Programmable A-Field Which Provides A Wider Range Of Applications Than Defined By X.25. These Include: DTE-To-DTE Connection, Multipoint, And Loop-Back Testing
- Direct Memory Access (DMA) Transfer: Two Channels; One For Transmit And One For Receive. Send/Receive Data Accessed By Indirect Addressing Method. No External Address Latches Required. Sixteen Output Address Lines.
- Zero Bit Insert And Delete
- Automatic Appending and Testing Of FCS Field
- Computer Bus Interface Structure: 8 Bit Bi-Directional Data Bus. CS, WE, RE-Four Input Address Lines
- DC To *1.6M Bits/SEC Baud Rate
- TTL Compatible
- 48 Pin Dual In-Line Packages
- Pin-for-pin compatible with WD2511 (LAPB.)

* Higher Baud Rates Available By Special Order

APPLICATIONS

X.25 PACKET SWITCHING CONTROLLER
PART OF DTE OF DCE
PRIVATE PACKET NETWORKS

GENERAL DESCRIPTION

The WD2501 is a MOS/LSI device which handles bit-oriented, full-duplex serial data communications with DMA, which conforms to CCITT X.25 with programmable enhancements.

The device is fabricated in N-Channel silicon gate MOS technology and is TTL compatible on all inputs and outputs.





WD 2501 BLOCK DIAGRAM

INTERFACE SIGNAL DESCRIPTION

*PIN NUMBER	SYMBOL	NAME	FUNCTION
48	VCC	Power Supply	+5VDC power supply input
42	VDD	Power Supply	+12VDC power supply input
18	VSS	Ground	Ground
6	CLK	Clock	Clock input used for internal timing. Must be square wave from 1.0 to 3.0 mHz.
7	$\overline{MR}$	Master Reset	Initialize on active low. All registers reset to zero, except control bits MDISC and $\overline{LINK}$ are set to 1. $\overline{DACK}$ must be stable high before MR goes high.
4	$\overline{CS}$	Chip Select	Active low chip select for CPU control of I/O registers.
8-15	DAL0-DAL7	Data Access Lines	An 8 bit bi-directional three-state bus for CPU and DMA controlled transfers.
5	$\overline{RE}$	Read Enable**	The contents of the selected register are placed on DAL when $\overline{CS}$ and $\overline{RE}$ are low.
3	$\overline{WE}$	Write Enable	The data on the DAL are written into the selected register when $\overline{CS}$ and $\overline{WE}$ are low. $\overline{RE}$ and $\overline{WE}$ must not be low at the same time.
2	$\overline{REPLY}$	Reply	An active low output to indicate that either a $\overline{CS}$•$\overline{WE}$ or $\overline{CS}$•$\overline{RE}$ input is present.
43	$\overline{INTR}$	Interrupt Request	An active low interrupt service request output, and returns high when Status Register #1 is read.
47-44	IA0-IA3	Address Lines In	Four address inputs to the 2501 for CPU controlled read/write operation with registers in the 2501. If ADRV = 0, these may be tied to A0 - A3.
26-41	A0-A15	Address Lines Out	Sixteen address outputs from the 2501 for DMA operation. If the control bit ADRV is 1, the outputs are TTL drives at all times. If ADRV is 0, the ouputs are 3-state, and are HI-Z whenever $\overline{DACK}$ is high. (ADRV is in Control Register #1.)
23	$\overline{DRQR}$	DMA Request Read	An active low output signal to initiate CPU bus request so the 2501 can output onto the bus.

*PIN NUMBER	SYMBOL	PIN NAME	FUNCTION
24	$\overline{DRQW}$	DMA Request Write	An active low output signal to initiate CPU bus request so that data may be written into the 2501. $\overline{DRQW}$ and $\overline{DRQR}$ cannot be low at the same time.
25	$\overline{DACK}$	DMA Acknowledge	An active low input from the CPU in response to $\overline{DRQR}$ or $\overline{DRQW}$. $\overline{DACK}$ must not be low if $\overline{CS}$ and $\overline{RE}$ are low or if $\overline{CS}$ and $\overline{WE}$ are low.
21	TD	Transmit Data	Transmitted serial data output
16	RD	Receive Data	Receive serial data input
22	$\overline{TC}$	Transmit Clock	A 1X clock input. TD changes on the falling edge of $\overline{TC}$.
17	$\overline{RC}$	Receive Clock	If the NRZI control bit is 0, this is a 1X clock input, and RD is sampled on the rising edge of $\overline{RC}$. If the NRZI control bit is 1, this is a 32X clock input. Data is sampled according to the Digital Phase Locked Loop (DPLL). Adjustment of the sample is by quadrant. The sampling may be monitored by the $\overline{RCO}$ output.
19	$\overline{RTS}$	Request-To-Send	An open collector (drain) output which goes low when the 2501 is ready to transmit either flags or data. May be hard-wired to ground.
20	$\overline{CTS}$	Clear-To-Send	An active low input which signals the 2501 that transmission may begin. If high, the TD output is forced high. May be hard-wired to ground.

* PIN NUMBERS ARE PRELIMINARY

** Throughout this document, the term "read" refers to data out of the 2501 and "write" refers to data going into the 2501.



SYSTEM CONNECTION



According to the X.25 protocol, there are three types of frames: supervisory (S-frame), unnumbered (U-frame), and information (I-frame). All S- and U-frames are generated and loaded by the 2501. The user's CPU handles only the I-field of I-frames, which are packets.
NOTE: X.25 Level 1 is the physical interface.

FRAME FORMAT CONTROL

The WD2501 is controlled and monitored by sixteen I/O registers.
Control, status, and error bits will be referred to as CR, SR, or ER, respectively, along with two digits. For example, SR16 refers to status register #1 and bit 6, which is "XBA".

REG. #	IA3	IA2	IA1	IA0	REGISTER	REGISTER GROUPING
0	0	0	0	0	CR0	OVERALL CONTROL AND MONITOR
1	0	0	0	1	CR1	
2	0	0	1	0	*SR0	
3	0	0	1	1	*SR1	
4	0	1	0	0	*SR2	
5	0	1	0	1	*ER0	
6	0	1	1	0	*CHAIN MONITOR	RECEIVER MONITOR
7	0	1	1	1	*RECEIVED C-FIELD	
8	1	0	0	0	T1	TIMER
9	1	0	0	1	N2/T1	
A	1	0	1	0	TLOOK H1	DMA SET-UP
B	1	0	1	1	TLOOK LO	
C	1	1	0	0	CHAIN/LIMIT	
D	1	1	0	1	(UNUSED)	
E	1	1	1	0	XMT COMMAND "E"	"A" FIELD
F	1	1	1	1	XMT RESPONSE "F"	

* RD and WR = 1 (Writes not possible)

CONTROL, STATUS, ERROR REGISTERS

REGISTER	7	6	5	4	3	2	1	0
CR0	0	0	0	ACTIVE/ PASSIVE	LOOP TEST	0	RECR	MDISC
CR1	0	0	0	ADRV	RRT1	0	0	SEND
SR0	NA2	NA1	NA0	RNRR	NB2	NB1	NB0	RNRX
SR1	[1]PKR	[1]XBA	[1]ERROR		NE2	NE1	NE0	
SR2	T1OUT	$\overline{\text{IRTS}}$	REC IDLE				RANC	$\overline{\text{LINK}}$
ER0	ER07	ER06	ER05	ER04	ER03	ER02	ER01	ER00

[1]Causes Interrupt ($\overline{\text{INTR}}$ Goes Low).

BIT	DESCRIPTION
CR07	Unused control bits, like CR07, should be 0.
CR04	This bit will cause the 2501 to initiate link set-up if CR04 = 1, or to wait for a link set-up from the remote device if CR04 = 0.
CR03	The LOOP TEST bit will connect the transmitted data output to the receiver input. The receiver input pin, RD, is gated-out. The "E" and "F" registers of the A-field should be equal.
CR02	This bit is RECR which defines the CPU's receiver buffer as Ready (CR02 = 1) or as Not Ready (CR01 = 0). If RECR = 0, this bit indicates that the CPU has a temporary inability to accept more I-frames, or packets, and the 2501 will transmit an RNR S-frame.
CR00	MDISC is a mandatory disconnect command. MDISC will cause a logical disconnect in the DTE/DCE link. No DMA accessed data may be transferred as long as MDISC = 1. After Master Reset ($\overline{\text{MR}}$ pin transition from low to high), MDISC will be set. The 2501 will neither transmit nor accept received data until MDISC = 0.
CR14	The ADRV bit (CR14) is the control for the 16 bit output addresses (A0-A15). If ADRV = 0, the outputs are 3-state and are in Hi-Z, except when $\overline{\text{DACK}}$ goes low. If ADRV = 1, the outputs are always low impedance (TTL), and are high when $\overline{\text{DACK}}$ is high.

BIT	DESCRIPTION
CR13	RRQT will cause the 2501 to transmit an RR (RECR = 1) or RNR (RECR = 0) at T1 intervals provided the 2501 is not sending a command or waiting for an acknowledgement.
CR10*	The SEND bit (CR10) is used to command the 2501 to send the next packet or packets. If SEND = 1, the 2501 will read from TLOOK the BRDY bit of the next segment for transmission. If BRDY = 0, the 2501 will clear SEND and no action occurs. If BRDY = 1, the 2501 will then read TSADR and TCNT, followed by the transmission of that buffer. After transmission, the 2501 clears BRDY of the segment just transmitted, and reads BRDY of the next segment. If 1, the next segment is transmitted. If 0, the SEND bit is cleared, and transmission of packets is stopped.
SR07-SR05*	NA2-NA0, Next block of transmitted data to be Acknowledged.
SR04	RNRR. An RNR has been received.
SR03-SR01*	NB2-NB0. Next block to be transmitted.
SR00	RNRX. As a result of RECR (CR01) = 0, an RNR has been transmitted.
SR17	The PKR bit stands for Packet Received. This means that a packet has been received error-free and in correct sequence according to the received N(S) count. The data (I-field) has been placed in the CPU's RAM memory. NE is advanced. The three interrupt-causing bits are SR17, SR16, and SR15. Any of the three will cause an interrupt request (INTR goes low) when that bit goes to a 1. After SR1 is read, all three bits are reset to 0, and INTR returns high.
SR16*	The XBA bit means that a previously transmitted Block, or Blocks, have been acknowledged by the remote device. Upon acknowledgement, the ACKED bit is set to "1" for each segment in TLOOK which was acknowledged.
SR15*	The ERROR bit indicates: 1) An error has occurred which is not recoverable by the 2501, or 2) A significant event has occurred. The "significant events" are: change in link status (link-up or down), the 2501 is progressing to the next segment for a chained receive buffer, or one direction of the link has been reset. The exact nature of the reason for the ERROR bit is given in [illegible]
SR13-SR11*	NE2-NE0. Next Expected packet segment number of RLOOK
SR22	TTOUT bit means that timer T1 has timed out. This bit is [illegible]
SR20	IRTS stands for the Internal Request-To-Send bit, and indicates that the transceiver is attempting (successful or not) to send either data or flags. If the RTS pin is not tied to ground or WIRE-ORED with another signal, then IRTS = RTS.
SR21	REC IDLE indicates that the 2501 has received at least [illegible]
	This bit is used to override CR06. It is possible for two [illegible] (CR06 = 0), but actually receive a link set up for [illegible] is actually being used. (Early versions of the 2501 [illegible]
SR23	RANC means that the Received Address field is Not Correct. Either it was a "C" but should have been "F" or vice versa. A CRC [illegible] information transfer phase. NOTE: If an A field is neither "C" nor "F", the [illegible] brought into memory by DMA. No action is taken.
SR24	If the link is established, LINK = 0. If the link is [illegible]

*See "Memory Access Method" Section

ERROR REGISTER (ER0)

ER07	ER06	ER05						
0	0	0	ERO0 = NOSFR ER01 = ROR ER02 = TUR ER03 = RPKNR ER04 = RLNR					
0	0	1	ER04 0 1 0 0	ER03 0 0 0 0	ER02 0 0 1 0	ER01 0 0 0 1	ER00 1 0 0 0	LINK is up. (Was down) Received DISC while LINK up. DISC sent, sent SARM sent N2 times without UA. DISC sent, REC IDLE for T1xN2.
0	1	0	CHAIN STATUS ER00 = GNCS ER01 = CNR					
1	0		LINK RESET RECEIVED if ER05 - ER00 = 000000 LINK RESET TRANSMITTED if ER05 - ER00 = non-zero ER00 similar to W ER01 similar to X ER02 similar to Y ER03 similar to Z ER05 means received F = 1, but did not send P = 1 ERO4 means I-frame was sent N2 times without acknowledge					
1	1		COMMAND REJECT RECEIVED if ER05 - ER00 = 000000 TRANSMITTED if ER05 - ER00 = non-zero ER00 = W ER01 = X ER02 = Y ER03 = Z ER04 = Z1					

NOTES:

1. Whenever a command reject (CMDR) is received, the I-field will have been placed in appropriate memory by DMA, and a link reset SARM will be transmitted. The NS is not advanced.
2. Definitions of W,X,Y,Z as stated in CCITT X.25. Z1 indicates received N(S) is invalid (not part of X.25).

TERMS USED IN ERROR REGISTER

GNCS Going to Next Chain Segment

RLNR RLOOK Not Ready. REC RDY bit of next segment is 0.

ROR Receiver Over-Run. The Receiver Register (RR) had a character to load into the FIFO, but the FIFO was full.

RPKNR Received Packet but Memory Block was Not Ready.

TUR Transmitter Under-Run. The Transmitter Register (TR) needed a character from the Transmitter Holding Register (THR), but the THR was not ready.

NOSFR No S-frame received for T1 x N2. Used only if RRT1 = 1.

MEMORY ACCESS METHOD

The memory access method, which includes DMA, is designed to take full advantage of the bit-oriented protocol which allows up to 7 I-frames to be outstanding (i.e., unacknowledged) in each direction of a communications link. The memory access method used two "look-up" tables: One for transmit and one for receive. These tables contain addresses and control for the individual send/receive packets. Thus, packet data are DMA addressed indirectly. This method is best suited for most software applications.

The 16 bit starting address for the look-up table TLOOK is loaded into the 2501 by the CPU. (I/O Registers "A" and "B"). RLOOK must immediately follow TLOOK in contiguous fashion. TLOOK and RLOOK are in the RAM memory external to the 2501. There are a total of 8 segmented control sections for each table. Each segment contains eight bytes. Four bytes are used for data memory starting address and length, two bits of one byte are used for control, one byte defines variable bit length and residual, and the other two bytes are open for user definition.

In transmit, the 2501 will have read from TLOOK the starting address and length of the first packet to be transmitted. The 2501 will automatically transmit the flag, address, and control fields. Next, the information field data will be transmitted using DMA from the "SEND #0 PACKET" memory. At the end of the information field, the 2501 will automatically send the FCS and closing Flag. The 2501 will then move on to the next packet.

If retransmission of one or more (up to seven) packets becomes necessary, the 2501 will automatically retrace the previous transmissions through the TLOOK table. The user's CPU software does not become involved in the retransmission. However, an ERROR COUNTER is incremented. (See Error Counter Section.)

To receive, each frame is checked for correct address and FCS fields and for type of control field. If the frame is a packet, the information field is placed in the assigned memory location in a method similar to that used in transmit. After the packet is received error-free and in proper N(S) sequence count, an interrupt is generated, and the 2501 is ready for the next packet which will be placed in the next location.



MEMORY ACCESS SCHEME

"DEADLY EMBRACE" PREVENTION

A "deadly embrace" can occur when two processors reach a state where each is waiting for the other. In this case, the two processors are the user's CPU and the micro-controller inside the 2501. Therefore, to prevent the "deadly embrace", the following rule is obeyed by the 2501 and should also be obeyed by the user's CPU. This rule applies to TLOOK, RLOOK, and to the I/O registers. The Error Counters do not apply to this rule.

> RULE: If a bit is set by the CPU, it will not be set by the 2501, and vice versa. If a bit is cleared by the 2501, it will not be cleared by the CPU, and vice versa.

As an example, the BRDY bit in the TLOOK segment is set by the CPU, only, but cleared by the 2501, only.

ERROR COUNTERS

Following continguously after RLOOK is ten 8 bit error counters. The 2501 will increment each counter at the occurrence of the defined event. However, the 2501 will not increment past 255 (all 1's). The CPU has the responsibility of clearing each counter. The first counter past RLOOK is #1, etc.

ERROR COUNTER	COUNT
1	Received Frames with FCS Error
2	Received Short Frames (less than 32 bits)
3	Number of times T1 ran-out (completed)
4	Number of I-Frame Retransmissions
5	REJ Frames Received
6	REJ Frames Transmitted
7	Invalid Commands Received
8	Invalid Responses Received
9	Number of frames which I-field exceeded total Limit.
10	Number of Null Packets Received

BYTE # IN SEGMENT	7	6	5	4	3	2	1	0
1	ACK'ED	SPARE	SPARE	SPARE	SPARE	SPARE	SPARE	BRDY
2	TSADR HI							
3	TSADR LO							
4	SPARE				TCNT HI			
5	TCNT LO							
6*	SBL2	SBL1	SBL0	BL1	RES2	RES1	RES0	BL0
7	SPARE FOR USER DEFINITION							
8	SPARE							

TLOOK SEGMENT

BYTE # IN SEGMENT	7	6	5	4	3	2	1	0
1	FRCML	SPARE	SPARE	SPARE	SPARE	SPARE	SPARE	REC RDY
2	RSADR HI							
3	RSADR LO							
4					RCNT HI			
5	RCNT LO							
6*	SBL2	SBL1	SBL0	BL1	RES2	RES1	RES0	BL0
7	SPARE FOR USER DEFINITION							
8	SPARE							

*Byte #6 defines variable bit length and residual bits.

RLOOK SEGMENT

BRDY means that the transmit buffer is ready. The 2501 will send the block only after the CPU makes BRDY = 1. (BRDY is used in conjunction with the SEND bit.) At the completion of the transmission, the 2501 will make BRDY = 0, and then read the BRDY of the next segment.

After transmitting a packet, an acknowledgement must be received from the remote device. The acknowledgement is contained in the received N (R) count of an I-frame, RR frame, or RNR frame. Upon acknowledgement, the 2501 will make ACK'ED = 1, and generate a block-acknowledged interrupt. Before assigning a new block to a segment in TLOOK, the CPU must make sure that the previous block which used that segment number has been acknowledged.

REC RDY informs the 2501 that the receive buffer is ready. The 2501 will not receive a packet into a buffer referenced by a particular segment until REC RDY = 1. If the 2501 progresses to a segment which has REC RDY = 0, an error interrupt will be generated.

After receiving an error-free packet in proper sequence, the 2501 will set FRCML, clear REC RDY, and generate a Packet Received interrupt. The 2501 will also write the value of the binary length of the received packet in RCNT HI and RCNT LO. The NE count is advanced. The 2501 will acknowledge received packets at the first opportunity. This will be in either the next transmitted I-frame, or by an RR frame if RECR = 1, or by an RNR frame if RECR = 0. (RECR is in CR0.)
In the address bytes, HI represents the upper 8 bits and LO represents the lower 8 bits. In the count bytes, HI represents the upper 4 bytes.

TSADR is the starting address of the buffer to transmit, and TCNT is the binary count of the number of characters in the I-field.

RSADR is the starting address of the receive buffer. After successfully receiving the packets, the 2501 will write the value of RCNT which is the binary count of the number of characters in the I-field.

Whether the 2501 accesses a look-up table or a memory block, a DMA Cycle is required for each access.

TLOOK AND RLOOK POINTERS

There are three 3-bit counters for the status of the segments in TLOOK and RLOOK. Status Register #0 (SR0) contains counters NA and NB which are used in conjunction with TLOOK. NB is the segment number of the next block to be transmitted, and is advanced at the end of each DMA transmission. NA is the value of the segment of the next block which will be acknowledged. If all transmitted blocks have been acknowledged, then NA = NB.

In SR1 is a 3-bit counter, NE, used with RLOOK. NE is the value of the segment number where the next received packet will be placed.

PRELIMINARY TIMING SPECIFICATIONS

SYMBOL	PARAMETER	MIN. (NS)	MAX. (NS)	COMMENT
T_{AR}	Input Address Valid to $\overline{RE}$	0		
T_{RD}	Read Strobe (or $\overline{DACK}$ Read) to Data Valid	200 375		C (DAL) = 50 pf C (DAL) = 100 pf
T_{HD}	Data Hold Time from Read Strobe		80	
T_{HA}	Address Hold Time from Read Strobe	80		
T_{AW}	Input Address Valid to Trailing Edge of $\overline{WE}$	200		
T_{WW}	Minimum $\overline{WE}$ Pulse	200		
T_{DW}	Data Valid to Trailing Edge of $\overline{WE}$ or Trailing Edge of $\overline{DACK}$ for DMA Write	100		
T_{AHW}	Address Hold Time after $\overline{WE}$	80		
T_{DHW}	Data Hold Time after $\overline{WE}$ or after $\overline{DACK}$ for DMA Write	80		
T_{DA1}	Time from $\overline{DRQR}$ (or $\overline{DRQW}$) to Output Address Valid if ADRV = 1		80	C (ADDRESS) = 100 pf
T_{DA0}	Time from $\overline{DACK}$ to Output Address Valid if ADRV = 1		360	C (ADDRESS) = 100 pf
T_{DD}	Time from Leading Edge of $\overline{DACK}$ to Trailing Edge of $\overline{DRQR}$ (or $\overline{DRQW}$)		200	C ($\overline{DRQ}$) = 50 pf
T_{DAH}	Output Address Hold Time from $\overline{DACK}$		120	
T_{DMW}	Data Hold Time from $\overline{DACK}$ for DMA Read		80	
T_{RP1}	$\overline{REPLY}$ Response Leading Edge		160 240	C_{LOAD} = 50 pf C_{LOAD} = 100 pf
T_{RP2}	$\overline{REPLY}$ Response Trailing Edge		200 260	C_{LOAD} = 50 pf C_{LOAD} = 100 pf



CPU READ TIMING ($\overline{CS}$ IS LOW)



CPU WRITE TIMING ($\overline{CS}$ IS LOW)



DMA READ TIMING



DMA WRITE (A0-A15 SAME AS DMA READ)



WD2501 CERAMIC PACKAGE

This is a preliminary specification with tentative device parameters and may be subject to change after final product characterization is completed.

WESTERN DIGITAL
CORPORATION

3128 REDHILL AVENUE, BOX 2180
NEWPORT BEACH, CA 92663 (714) 557-3550, TWX 910-595-1139

Printed in U.S.A.