

AD-A098 436

FOREIGN TECHNOLOGY DIV WRIGHT-PATTERSON AFB OH
PULSE COUNTER, (U)

F/S 14/2


FEB 81 Y 0 DOBLEVICH, L A DUBITSKIY
FTD-ID(RS)T-1984-80

UNCLASSIFIED

NL

1-1
1-1
1-1

0								END DATE FILMED 5 81 DTIC
---	--	--	--	--	--	--	--	---------------------------------------



MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A

AD A098436

FTD-ID(RS)T-1924-80


FOREIGN TECHNOLOGY DIVISION



PULSE COUNTER

by

Ya. G. Dobleovich, L. A. Dubitskiy, et al.



DTIC
ELECTE
MAY 04 1981
E

Approved for public release;
distribution unlimited.

81 3 17 076

12 11

EDITED TRANSLATION

(14) FTD-ID(RS)T-1924-80

(11) 13 Feb 1981

MICROFICHE NR: FTD-81-C-000104

PULSE COUNTER

By (10) Ya. G. Dobleovich, L. A. Dubitskiy, *Yu. I. / Koznina*

Yu. I. / Fil'savskiy

English pages: 4

201111
Techn. of
Source: USSR Patent Nr. 298053, 2 March 1971,
pp. 1-2

Country of origin: USSR *1003 p1-1, 3 Mar 71, 1971*

Translated by: Victor Mesenzeff.

Requester: USAMICOM

Approved for public release; distribution
unlimited.

THIS TRANSLATION IS A RENDITION OF THE ORIGINAL FOREIGN TEXT WITHOUT ANY ANALYTICAL OR EDITORIAL COMMENT. STATEMENTS OR THEORIES ADVOCATED OR IMPLIED ARE THOSE OF THE SOURCE AND DO NOT NECESSARILY REFLECT THE POSITION OR OPINION OF THE FOREIGN TECHNOLOGY DIVISION.

PREPARED BY:

TRANSLATION DIVISION
FOREIGN TECHNOLOGY DIVISION
WP.AFB, OHIO.

FTD-ID(RS)T-1924-80

Date 13 Feb 19 81

U. S. BOARD ON GEOGRAPHIC NAMES TRANSLITERATION SYSTEM

Block	Italic	Transliteration	Block	Italic	Transliteration
А а	<i>А а</i>	A, a	Р р	<i>Р р</i>	R, r
Б б	<i>Б б</i>	B, b	С с	<i>С с</i>	S, s
В в	<i>В в</i>	V, v	Т т	<i>Т т</i>	T, t
Г г	<i>Г г</i>	G, g	У у	<i>У у</i>	U, u
Д д	<i>Д д</i>	D, d	Ф ф	<i>Ф ф</i>	F, f
Е е	<i>Е е</i>	Ye, ye; E, e*	Х х	<i>Х х</i>	Kh, kh
Ж ж	<i>Ж ж</i>	Zh, zh	Ц ц	<i>Ц ц</i>	Ts, ts
З з	<i>З з</i>	Z, z	Ч ч	<i>Ч ч</i>	Ch, ch
И и	<i>И и</i>	I, i	Ш ш	<i>Ш ш</i>	Sh, sh
Й й	<i>Й й</i>	Y, y	Щ щ	<i>Щ щ</i>	Shch, snch
К к	<i>К к</i>	K, k	Ъ ъ	<i>Ъ ъ</i>	"
Л л	<i>Л л</i>	L, l	Ы ы	<i>Ы ы</i>	Y, y
М м	<i>М м</i>	M, m	Ь ь	<i>Ь ь</i>	'
Н н	<i>Н н</i>	N, n	Э э	<i>Э э</i>	E, e
О о	<i>О о</i>	O, o	Ю ю	<i>Ю ю</i>	Yu, yu
П п	<i>П п</i>	P, p	Я я	<i>Я я</i>	Ya, ya

*ye initially, after vowels, and after ъ, ь; e elsewhere.
When written as ё in Russian, transliterate as yě or ě.

RUSSIAN AND ENGLISH TRIGONOMETRIC FUNCTIONS

Russian	English	Russian	English	Russian	English
sin	sin	sh	sinh	arc sh	sinh
cos	cos	ch	cosh	arc ch	cosh
tg	tan	th	tanh	arc th	tanh
ctg	cot	cth	coth	arc cth	coth
sec	sec	sch	sech	arc sch	sech
cosec	csc	csch	csch	arc csch	csch

Russian English

rot curl
lg log

PULSE COUNTER

Ya. G. Dobleovich, L. A. Dubitskiy,
Yu. I. Kuzmin, Ya. I. Pilyavskiy,
and Yu. M. Sikorskiy

Accession For	
NTIS GRA&I	☒
DTIC TAB	☐
Unannounced	☐
Justification	
By	
Distribution/	
Availability Codes	
Dist	Avail and/or Special
A	

This invention pertains to the computer technology and is intended for use in counting the number of pulses, dividing the sequence frequency of pulses, and, in particular, in the electron-counting frequency meters.

There are pulse counters of the cumulative type, which consist of an input clipping amplifier whose output is connected to the base of a linearizing transistor through the series-connected proportioning capacitor and diode, while a storing capacitor is connected to a discharge device through a comparator.

The counter being proposed is different from those above in that it has two back-to-back diodes between the output of the clipping amplifier and the point at which the storage capacitor is connected to the comparator, the common point of the diodes is connected with the collector of the linearizing transistor whose emitter is connected through the resistor to the point at which the proportioning capacitor is connected to the diode, while the base is connected to the power bus.

This setup makes it possible to improve the operating reliability of the counter over a wide range of input frequencies (from low frequencies right up to the resolution of the reset stage of the counter) and temperatures of the ambience.

The essence of the invention is in the separation of the charging circuits of the storage capacity and the circuits closing the reverse current of the linearizing transistor.

The counter being proposed is illustrated in the drawing.

The counter consists of an input clipping amplifier 1 whose output 2 is connected to one of the leads of the proportioning capacitor 3 whose second lead is connected to the emitter of a linearizing transistor 5 through resistor 4. The collector of transistor 5 through diode 6 is connected to output 2 of the output clipping amplifier 1 and, through diode 7, it is connected to storage capacitor 8. The base of transistor 5 is connected to the voltage source and, through diode 9, to the point at which the proportioning capacitor 3 is connected to resistor 4. Through comparator 10 the storage capacitor is connected to the input of the discharging device 11.

Operating principle of the pulse counter.

In its initial state the storage capacitor 8 is discharged to zero, while the proportioning capacitor 3 is charged up to the feed voltage $-E$; the clipping amplifier 1 is closed and the potential at its output 2 is approximately zero. Transistor 5 is also closed, since the potentials of its base and emitter are equal.

With the arrival of the first counter pulse at the input of the clipping amplifier 1, the latter opens up up to the point of saturation and the potential at its output 2 becomes approximately equal to $-E$. As a result, resistor 5 opens up and the proportioning capacitor 3 begins to discharge through the circuit: output 2 of the clipping amplifier 1 - resistor 4 - junction emitter - collector of transistor 5 - diode 7 - capacitor 8.

In the process of the discharge of capacitor 3, capacitor 8 charges up, since virtually the entire discharge current of capacitor 3 flows through the collector junction of transistor 5 and is closed through capacitor 8 to the ground.

During the recharging process of capacitors 3 and 8, diode 7 turns out to be open, while diode 6 is closed, since the potential applied to its anode is more negative than that applied to the cathode.

Upon completion of the action of the input counter pulse, the input clipping amplifier closes and the potential, at its output, becomes

zero. As a result, capacitor 3 is charged from the voltage $-E$ through the circuit: voltage source $-E$ - diode 9 - resistor of load 12 of the input clipping amplifier 1. Transistor 5 closes and, in view of this fact, diode 7 closes, while diode 6 opens up and the resistor of load 12 proves to be connected to the collector of transistor 5.


Thus, during the pause between the input counter pulses, the storage capacitor 8 is cut off by diode 7 from the linearizing transistor and the reverse currents of the latter are closed through the resistor of load 12 without causing a significant drop in voltage at this resistance due to its small size.

With the arrival of the next counter pulses at the input of the counter, the process involving the discharge of the proportioning capacitor and charging of the storage capacitor is repeated, and the voltage in the storage capacity rises in stages. When the value of this voltage attains the value of the comparison voltage, comparator 10 opens up and the discharging device 11 operates.

The counter returns to its initial state.

Patent Claims

Storage-type pulse counter, which has an input clipping amplifier whose output is connected with the base of a linearizing transistor through the series-connected proportioning capacitor and diode and the storage capacitor is connected through a comparator to a discharge device, is distinguished by the fact that, in order to improve the operating reliability of the counter over a wide range of the input frequencies and temperatures of the ambience, it has two back-to-back diodes between the output of the clipping amplifier and the point at which the storage capacitor is connected to the comparator, and the common point of the diodes is connected to the collector of the linearizing transistor whose emitter is connected through a resistor to the point at which the proportioning capacitor is connected to the diode, while the base is connected to the power bus.



END

DATE
FILMED

5 81

DTIC