

AD A100640

LEVEL II

12


RADC-TR-80-394
Final Technical Report
April 1981



AUTOMATED TESTING OF MICROPROCESSOR CHARACTERISTICS IN RADIATION ENVIRONMENTS

Spire Corporation

Frederic L. Milder



APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

ROME AIR DEVELOPMENT CENTER
Air Force Systems Command
Griffiss Air Force Base, New York 13441

DTIC FILE COPY

81 6 25 023

This report has been reviewed by the RADC Public Affairs Office (PA) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nations.

RADC-TR-80-394 has been reviewed and is approved for publication.

APPROVED:

Walter M. Shedd

WALTER M. SHEDD
Project Engineer

APPROVED:

Clarence D. Turner

CLARENCE D. TURNER
Acting Director, Solid State Sciences Division

FOR THE COMMANDER:

John P. Huss

JOHN P. HUSS
Acting Chief, Plans Office

If your address has changed or if you wish to be removed from the RADC mailing list, or if the addressee is no longer employed by your organization, please notify RADC (ESR) Hanscom AFB MA 01731. This will assist us in maintaining a current mailing list.

Do not return this copy. Retain or destroy.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM	
1. REPORT NUMBER RADC/TR-80-394	2. GOVT ACCESSION NO. A100640	3. RECIPIENT'S CATALOG NUMBER 7	
4. TITLE (and Subtitle) AUTOMATED TESTING OF MICROPROCESSOR CHARACTERISTICS IN RADIATION ENVIRONMENTS		4. TYPE OF REPORT & PERIOD COVERED Final Technical Report 30 May 78 — 30 Jun 80	
		5. PERFORMING ORG. REPORT NUMBER N/A	
7. AUTHOR(s) Frederic L. Milder		8. CONTRACT OR GRANT NUMBER(s) F19628-78-C-0118	
9. PERFORMING ORGANIZATION NAME AND ADDRESS Spire Corporation Patriots Park Bedford MA 01730		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 62702F 46002023	
11. CONTROLLING OFFICE NAME AND ADDRESS Deputy for Electronic Technology (RADC/ESR) Hansccm AFB MA 01731		12. REPORT DATE April 1981	
		13. NUMBER OF PAGES 49	
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) Same		15. SECURITY CLASS. (of this report) UNCLASSIFIED	
		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE N/A	
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited.			
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report) Same			
18. SUPPLEMENTARY NOTES RADC Project Engineer: Dr. Walter M. Shedd (RADC/ESR)			
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Automated test procedures Transient error detection Microprocessor Portable test system Magnetic bubble memory Automated testing hardware			
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) Summary of tasks performed in compliance with contract requirements. In particular: initial results for automated test procedure for RCA CDP 1802 microprocessor; interfacing magnetic bubble memory to microcomputer and generating memory exercise procedures for radiation effects testing; setting up and testing basic elements of a centralized microprocessor automated testing facility; design and fabrication of portable, pulsed-exposure test system; adaptation of portable system to TMS 9900; software			

DD FORM 1473
1 JAN 73

EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED

(Cont'd)

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

Item 20 (Cont'd)


development for running test system with TMS 9900.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

TABLE OF CONTENTS

<u>Section</u>		<u>Page</u>
1	INTRODUCTION	1
2	TESTING CONCEPTS	2
3	REVIEW OF FIRST YEAR OF CONTRACT	6
4	REVIEW OF SECOND YEAR OF CONTRACT	8
4.1	The Microprocessor Test System Hardware	11
4.2	Software for the Testing of the TMS 9900	16
5	RECOMMENDATIONS FOR FUTURE WORK	20
5.1	Status at the Conclusion of the Current Contract	20
5.2	Future Efforts	20
	APPENDIX I - Circuit Diagrams for the Microprocessor Test System	
	APPENDIX II - Assembly Language Codes for the 900/100M Control of the Test System	



LIST OF FIGURES

<u>Figure</u>		<u>Page</u>
1	Three-pronged Approach to Radiation Testing of Microprocessors	3
2	Microprocessor Test System Concept Using Reference Device as Controller	5
3	Microprocessor Test System Block Diagram	9
4	Block Diagram of the Comparator System	10
5	12
6	Solution to Separate, Synchronized Clock Drivers for the RD and the DOT	15
7	Power-Up Synchronization	17
8	Memory Map of 990/100M During Radiation Testing	19

EVALUATION

This is the final report under contract F19628-78-C-0118. The objective of this program was the development of efficient methods for the automated testing of microprocessors and other LSI circuits in radiation environments. The program has resulted in a test system capable of detecting both transient and permanent failures caused by radiation and also capable of recording the errors all under the control of a reference microprocessor. The system compares the results of the device under test with a reference device and thus is adaptable to a variety of circuits. The report covers the period from May 1978 - June 1980 and summarizes the design of the test system which is expandable up to 64 test lines. This effort was part of the radiation hardened technology program under TPO R4D.

Walter M. Shedd

WALTER M. SHEDD
Project Engineer

SECTION 1 INTRODUCTION

This is the final report for contract number F19628-78-C-0118 (contract dates 30 May 1978 - 30 June 1980). The objective of this program as stated in the contract was to "perform an investigation to identify and develop efficient methods for the automated testing and characterization of radiation hardened microprocessors and integrated circuits that will be functioning as components of C³". In this regard Spire has performed the following tasks:

1. Set up, interfaced and debugged a Texas Instruments 92K magnetic bubble memory unit for use with a TMS 9900/100M microcomputer;
2. Set up, tested, expanded and interfaced as necessary, major components for the development of radiation testing programs and procedures of three microprocessors which were of interest: RCA 1802, TI 9900 and Motorola 6800;
3. Developed test procedures based on limited, reasonable coverage in a specific logical sequence designed to test microprocessors for failure modes (after radiation damage) and identify the problem areas in the hardware.
4. Designed, built and partially debugged a microprocessor test unit which is capable of detecting and recording both transient and "permanent" upset errors in operating processors during either pulsed or continuous radiation exposure (8 channels currently, expandable to 64).
5. Designed and built the necessary interface hardware and developed the necessary software codes to enable a test of the TMS 9900 microprocessor on the above system.

Section 2 of this report covers the concepts developed in the course of the contract and explains how they contribute to the overall picture of the radiation testing of microprocessors and other LSI circuits. Section 3 summarizes the work performed during the first year of the contract. Section 4 reviews the past year. Finally, Section 5, contains recommendations for the directions of future work.

SECTION 2

TESTING CONCEPTS

The approach taken to the radiation hardness testing of microprocessors and LSI circuits was three pronged (see Figure 1). At the most basic level, to test any LSI circuit properly, no matter what the procedures, a familiarity with that circuit must be developed. This was most easily done through working with the circuits in question. Thus, one aspect of the contract was centered around setting up, interfacing, evaluating, expanding and becoming generally familiar with the following components:

- RCA COSMAC development/evaluation system
- RCA CDP 1802 based microcomputer
- Tektronix 4024 display terminal
- RCA floppy disk memory
- Texas Instruments TMS 9900/100M microcomputer
- Texas Instruments TMS 990/302 development system
- Motorola 6800 based microcomputer
- Tektronix S-3260 LSI test system
- Texas Instruments 92K bubble memory (BKA 0203A)

The second prong of the approach was to develop the concept for testing procedures capable of finding faults in the hardware of functioning microprocessors induced by radiation damage. These procedures were to use the Tektronix S-3260 system as the testing apparatus. The concept developed was to examine the processor, one functioning area at a time, e.g. data bus buffer and data bus, then the data register, then the scratch and register, etc. Thus, for example, in checking the data register, one would be assured that any error was indeed from that register and not from the bus. In this concept one would basically "walk through" the processor from the outside in, that is, from the most I/O oriented hardware to the most internal registers and data paths. After identifying this technique as desirable, a program flow chart to partially test the RCA CDP 1802 microprocessor was developed to demonstrate the concept. The above work, except for that dealing with the TMS 9900/100M and the TMS 990/302, was performed during the first year of the contract. The second year was spent on the concepts and work described below.




FIGURE 1. THREE-PRONGED APPROACH TO RADIATION TESTING OF MICROPROCESSORS

Since the S-3260 system is rather large and immobile, the above test procedure only has utility for permanent damage detection. That is, it is valuable for total dose failure tests wherein the device can be tested, exposed to radiation of a given quantity and then tested again. It is not useful for transient error detection or bit errors which do not involve permanent latchup, etc. Neither is it suited for testing for failures during pulsed radiation exposure, since at present it has no hookup to the LINAC test area. For this reason a third prong to the total testing approach was necessary.

To test a microprocessor in the pulsed environment at the LINAC, a portable hardware system capable of detecting and recording errors had to be developed. The design used is based on comparing a device under test (DUT) to a reference device (RD), pin for pin. Since the RD had to be a microprocessor itself, and since such a test system would naturally be run by some sort of smart logic, it was decided to use the RD as the controlling device as well. Thus, a comparator system was built, one which could compare 8 pin pairs (expandable up to 64) and detect logic errors transient errors, and parametric failures. However, the comparator system itself is not smart. Rather, the RD is incorporated into a microcomputer which controls the comparator system and provides the test sequence for the DUT as well. This concept is depicted in Figure 2. Included in this design is a good degree of flexibility in the comparator system. Thus, for each microprocessor type to be tested, the comparator system hardware is modified slightly (mostly cabling), and a new RD/microcomputer and DUT are integrated into the system. The comparator system, as described, was designed and built, and a TMS 9900 RD and DUT were chosen for the first testing. Debugging of the entire integrated system has not been completed to this date.




FIGURE 1. MICROPROCESSOR TEST SYSTEM CONCEPT USING REFERENCE DEVICE AS CONTROLLER

SECTION 3 REVIEW OF FIRST YEAR OF CONTRACT

As previously stated, the first year of the contract was spent in two endeavors. One was to gain familiarity with the detailed workings of several microprocessors, the Tektronix S-3260 system and a bubble memory through a hands-on development of the hardware and software. The details of this process need not be included here, since an insignificant amount of new knowledge was produced in this regard, although many minor problems had to be overcome in the area of component interfacing. This work is generally reviewed in more detail in AR-10059.

The second major endeavor was to define procedures to systematically test a microprocessor (RCA CDP 1802 in particular), and identify malfunctioning regions of the processor in a "comprehensive style" test (i.e., not exhaustive, but complete). The test was supposed to take a reasonable length of time on the S-3260 system. It was decided, through literature research and discussions, that it was best to use methods which rely heavily on concepts like commonality of data paths and of functions and subfunctions. For instance, if two registers of an on-chip register array can be shown to be able to be loaded (separately, via a common internal data bus) into the accumulator, and if data from one register can be shown to be properly added to the contents of the accumulator, then the proper addition of data from the second register into the accumulator need not be explicitly tested.

The subfunction approach recognizes the fact that execution of any of the instructions of the microprocessor repertoire involves sequential and parallel usage of some subset of the relatively small number of intermediate-level functional blocks or subfunctions. Typical of these functional blocks are, for example, address and data buffers, the ALU, scratch pad registers, the instruction register and decoder, the accumulator register, etc. Thorough testing of some register, for instance, by multiple, varied usage of any one instruction, and then testing all over again using another instruction, is an example of the high redundancy of the "exhaustive" approach, which can be readily eliminated.

The thorough testing of a register array brings up two further considerations concerning simplification. Ideally, a register array should be tested with all possible

(i.e. $2^{16} = 65,536$) words, one register at a time (thereby ignoring possible, but hopefully very slight, interregister interactions). One simplifying assumption is that in a particular class (i.e. on-chip scratch pad) of registers, one is the same as any other as regards radiation effects and hardness. Accordingly, only one register of each class need be thoroughly tested. If different registers (or sets of registers) reside at different places on the chip, long access paths to some but not other registers may vitiate the assumption of identical registers.

A second, more extensive simplification concerns the ideal 65K-word test of one or more of the registers. Semiconductor memory manufacturers are faced with the same problem and resort to testing with various "bit patterns". Among the more than 100 such patterns developed are all one/all zeros, checkerboard, walking ones, surround/disturb, etc. A dozen or so well-chosen test words should provide fairly complete coverage. Added to the above concepts is the additional comment that the most reasonable approach in any one processor would be to start with the functional blocks which are closest to the I/O paths and to work "inward" from there.

As an example of these procedures, a partial test of the RCA CDP 1802 microprocessor which was specifically oriented toward execution on the Tektronix S-3260 automated LSI test system was flow charted. It is in the form of a "dialog" between the microprocessor and the LSI tester, typically in the form:

1. Microprocessor requests next instruction
2. S-3260 checks levels and supplies the next instruction
3. Microprocessor inputs this "fetched" instruction, decodes it and executes it
4. S-3260 supplies requisite "memory requests" and tests resulting output levels.

Preparation for generating this testing procedure involved analysis of available technical literature on the 1802 internal architecture — to establish data paths, major registers and functions, any temporary or "hidden" registers or "transparent buffers", etc. — as well as the explicit details of the complete instruction set, so as to determine what can be or must be determined, and in what order.

The resulting test procedure was included as Appendix I of the annual report AR-10059.

SECTION 4

REVIEW OF SECOND YEAR OF CONTRACT

One major effort during the second year concerned the conceptual design, detail design and fabrication of the portable, self-contained system capable of detecting and recording transient upsets in microprocessors. The system concept is to compare a device under test (DUT) to a reference device (RD) which is simultaneously controlling the test system. As the system concepts developed, the block design of the system changed from that given in Figure 2 to that shown in Figure 3. The more detailed design of Figure 3 and the design of the comparator system shown in Figure 4 contain provisions for the following characteristics: (1) parametric error detectors are included which will detect transient upsets or output level errors; (2) the reference microprocessor is used as both the reference device and the controller of the test system; (3) the system records each error as it occurs, resynchronizes the DUT and RD and proceeds with further testing; (4) all pins of the DUT are tested; (5) the test instruction sequence is contained in either ROM, RAM or both, and is thus completely flexible and not limited in length.

The main hardware hurdle was the buffering of the microprocessors in such a way that the reference microprocessor could serve both as the RD and as the system controller. This was accomplished by having a bidirectional buffer for the RD and a unidirectional buffer for the DUT. (See Figure 3.) The electrical termination of the two devices is, however, equivalent. Also, the problem of resynchronizing the microprocessors after an error occurrence without having to reenter a monitor program had to be dealt with. This was achieved in a microprocessor-independent fashion by the combined use of custom hardware and a well-defined software approach. The solutions to the above problems and details of the system will be discussed in the next subsection 4.1. Subsection 4.2 deals with the adaptation of the test system to the intended radiation testing of a TMS 9900 microprocessor through software. The test system control software developed and written (in assembly language code) for the 9900 was the second area of major effort during the last year of the contract.




FIGURE 3. MICROPROCESSOR TEST SYSTEM BLOCK DIAGRAM




FIGURE 4. BLOCK DIAGRAM OF THE COMPARATOR SYSTEM

4.1 THE MICROPROCESSOR TEST SYSTEM HARDWARE

The hardware which comprises the microprocessor test system consists of six major elements: comparator system, reference microprocessor, test microprocessor, bidirectional buffer, unidirectional buffer and main microcomputer board. Figure 5 shows this hardware, built for the system under this contract. Let us group these units into three functional groups. The first group, the RD, the bidirectional buffer (BB) and the main board (MM), make up a functioning microcomputer. Peripherals, support boards, additional memory, etc., can be added to the MM as desired in the usual fashion. The buffer is transparent to both the RD and the MM. This complete microcomputer is the controlling device for the system. The memory ROM and RAM contain (1) the monitor and monitor support codes, (2) the program codes for running the test system and (3) the actual codes designed to exercise the DUT microprocessor. The cables connecting these components are all 64 lines, so that any microcomputer on the market today can be handled. To convert the buffer from use with one microprocessor to use with another, a few control lines on the BB must be reconfigured. These lines control the breakup of the total 64 lines into input, output, power and I/O line groups, which of course change from processor to processor. The present BB is configured for a TMS 9900, since this was the major processor of interest for testing. The circuit diagram for the bidirectional buffer (Buffer Board A) and cables are included in Appendix I.

The unidirectional buffer (UB) and the DUT make up the second function group of the system. The UB is transparent for the DUT receiving input from the MM and also terminates the DUT output. Because the UB is one-way, however, the MM never receives any signals from the DUT. From the standpoint of the MM, the UB looks like a constant load. Thus, the DUT receives instructions, memory fetches, etc., from the MM in synchronization with the RD, but its outputs are ignored by the test system (except in the comparator). The UB is included in Appendix I as Buffer Board B.

The third functional group of the total system is comprised of the comparator system circuits. The block diagram was shown in Figure 4. As the DUT and the RD are functioning in parallel, the comparator system is comparing their outputs, pin for pin. The present system is built up for 8 lines only, but the design includes expansion to 64 lines. For a DUT response to be considered correct, it must pass two tests. First, it must be logically equal to the RD response. Thus, each line in the DUT is logically





FIGURE 5. TEST SYSTEM HARDWARE: Power Supply, Card Cage With Backpanel Wiring, Cables, Processor Test Box, and Comparator, Buffer and Control Boards


compared to the identical line in the RD. If the two are not in the same logic state for the entire time for which the data is supposed to be valid, a logic error is flagged for that line. The second test that must be passed is a parametric test. The logic level must be within certain voltage specifications for the entire data valid period for that line to pass its parametric error test. If not, a level error is declared for that line.

The possible combinations of level and logic errors which can be detected are as follows:


- A. System will detect +4 ns slew on normal logic pulse; e.g., if logic high or low is not present within 4 ns of edges of strobe, system declares a level error.




- B. System will declare a level error if a "glitch" of 200 mV with 10 ns basewidth is present.



- C. System declares level error and logic error if "glitch" reaches the opposite logic state.



- D. System will declare a level error for a logic signal deviating from the valid regions by >20 mV for a large fraction of the strobe width.
- E. System will declare a logic error if logic level is valid for the entire strobe width but is in disagreement with the "standard" logic state.



Once either a logic or a level error is flagged by the error detectors, that error condition and the error conditions of all the other lines being tested is latched, and a signal is sent to the control logic. The control logic then sends an interrupt to the microcomputer signalling that an error has occurred. At this point, all further signals to the comparator system are ignored, except control signals coming from the microcomputer.

The response of the computer is a set of sequential signals which turns on the tri-state buffers one at a time, along with the output buffer, so that the latched condition at the time of the error is placed on the I/O bus (for the acceptance by the computer) in one byte segments. Then the computer resynchronizes the processors (to be discussed), resets the comparator system and continues testing as desired. The entire circuits for the error detectors, latches and buffers for eight lines and the control functions are included in Appendix I as the comparator and control boards. The expansion to more pins is simply a matter of copying the detector/latch/buffer circuits as necessary and tying into the control logic (which is only a few lines).

Synchronization of the microprocessors at the initial powerup and after error detection proved to be a major difficulty. First of all, the TMS 9904 four-phase clock was not capable of driving two 9900 processors. Therefore, one 9904 was used to drive two additional 9904 clocks, one for each processor. This is shown in Figure 6. This is all right, except at powerup. After powerup, the relative phases of the two processor-driving 9904's is arbitrary. The two clocks must be brought into




FIGURE 6. SOLUTION TO SEPARATE, SYNCHRONIZED CLOCK DRIVERS FOR THE RD AND THE DUT

synchronization. This problem was solved by having a gate between the primary clocks and the secondary clocks. Figure 7 shows the block diagram. The one-shots are adjusted so that every time the momentary closure is pushed, one clock pulse is removed from the OSC IN line going to one of the secondary clocks. This shifts the relative phase by 90° . The synchronization is monitored by an LED, which turns off when the clocks are in phase. The circuit for the powerup synchronization is included in Appendix I, on the buffer boards.

The second part of the synchronization problem arises when the DUT makes an error. After this occurs, the DUT is in an unknown state. In order to resynchronize the processors, a reset must be used, since on most processors a reset signal is the only one which is always responded to on the next phase-one clock pulse, no matter what the processor status. However, upon reset, one does not want to go back to a monitor; one wants to continue testing. The solution was to have the processor initiate its own reset and simultaneously set a hardware flag on the control board. It then of course responds to its reset, but before it goes to the monitor, it checks the flag. If this flag is set, it does not go to the monitor, but rather, continues testing from the point of interrupt. The circuitry for this part of the control system is also included in Appendix I, on the control board.

More discussion on the details of the subunits is included in various quarterly reports.

4.2 SOFTWARE FOR THE TESTING OF THE TMS 9900

The software for the error detection, system control, error storage and test sequencing for the TMS 9900 was written during the latter part of the year, using the 990/302 development system. The code consists of four modules (SETUP, SYNC, ESCAPE, ERROR), the message list for I/O and an addition to the resident monitor called PSMON. The purposes of the modules are as follows:

SETUP - Does all of the initialization of the program: sets up workspaces, enters branch instructions into the interrupt vector locations, sets aside a stack in RAM for storage of the error conditions of the DUT and handles the proper entry or reentry into the test code. (The test code is that code, yet to be written, which will be the actual sequence of instructions that the DUT is being tested with during exposure.)




FIGURE 7. POWER-UP SYNCHRONIZATION
 A momentary connection removes one pulse from the OSC IN of the DUT 9904 clock. This shifts the phase by 90°. (The 9904 is a four phase clock.)

SYNC - Triggers the synchronization reset and setting of the self-reset flag. Upon return from the reset the program returns to the test code at the point of the error interrupt.

ESCAPE - Allows the escape from test code during execution: Hitting the ESC key causes a return to the monitor.

ERROR - Receives the interrupt when a DUT error occurs. It turns off the comparator system, stores the error condition one byte at a time on the error stack, tests for overrunning the allowed stack space, resynchronizes the processors through use of the SYNC module and returns.

The PSMON addition to the resident monitor precedes the first instructions normally executed by the monitor. This segment of code tests the flag which is set when the software issued reset is used. If the flag is set, the execution is transferred to the SYNC reentry point. If the flag is not set, execution is continued at the top of the usual monitor. This code addition is to be resident in the monitor EPROM (low addresses).

The memory map of the microcomputer for radiation testing is shown in Figure 8. The assembly language codes for the above modules are included as Appendix II.




FIGURE 8. MEMORY MAP OF 990/100M DURING RADIATION TESTING

SECTION 5 RECOMMENDATIONS FOR FUTURE WORK

5.1 STATUS AT THE CONCLUSION OF THE CURRENT CONTRACT

The status of the test system hardware and software at the conclusion of the contract is as follows:

Hardware - All circuits for the testing of eight lines of a processor have been built. The adaptation of the buffer boards for the TMS 9900 has been completed, including the clock driver circuits. Cables for the 9900 board connectors have been fabricated. Board modifications of the 990/100M computer to accommodate the I/O, control and inclusion of the PSMON have been made. The monitor has been moved from 2708 EPROM's to 2716 EPROM's to allow for EPROM expansion with the relevant codes. The hardware is only partially debugged.

Software - All modules mentioned have been written and debugged. Further testing must await the complete debugging of the hardware because certain functions can only be tested with real I/O or with hardware emulation. The actual test code has not been written, and EPROM's have not been burned.

Summarizing, to bring the total system on line for testing eight lines of a TMS 9900 (four data lines, bidirectional; four address lines, output), the hardware must be debugged as a system, the software must be tested with the real hardware and the codes must be burned into EPROM.


5.2 FUTURE EFFORTS

Once the system is checked out, the next major task would be the writing of the test code for the actual radiation testing. This could be approached from two possible directions. One would be to follow the concepts devised in this contract of "walking through" the processor from the outside. To do this, one would have to become more familiar with the 9900 and to go through a careful study of the internal architecture. Alternatively, one could first take a more modest approach of defining small execution

loops using only a few instructions at a time and testing these loops individually. This technique has been successfully adopted by Tom Ellis of the Naval Weapons Support Center (IEEE Trans. NS-26, 4735 (1979)). Either way, with the completion of the system developed under this contract, the combination of being able to do parametric testing as well as logic testing during pulsed radiation exposure should be a valuable and unique capability.




Further efforts should include work on the expansion of the system to at least 32 lines and intensive testing on the system susceptibility to interference from the LINAC. Additionally, one would want to be working on the software and hardware modifications necessary to test other processors as well as the minor modifications to the I²L version of the 9900 (SBP 9900) and, of course, to actually go ahead with radiation testing.


APPENDIX I
CIRCUIT DIAGRAMS FOR THE
MICROPROCESSOR TEST SYSTEM
(Including adaptation for the TMS 9900)




COMPARATOR BOARD


CONTROL BOARD





SPIRE CORPORATION
 40656 303 0272
 BUFFER BOARDS
 SPIRE CORPORATION
 40656 303 0272





REV	DATE	BY	CHKD	APP'D	PART NO OR IDENTIFYING NO.	DESCRIPTION	MATERIAL	QTY
<small>NOTE: THESE ARE IN ACCORDANCE WITH THE REQUIREMENTS OF THE MIL-STD-883C TEST METHOD 2000. THE PARTS LISTED ARE THE ONLY PARTS TO BE USED.</small>						SPiRE CORPORATION 1000 MASS. DR. #1 BOSTON, MA 02108 TEL: 617-552-1000 FAX: 617-552-1001 E: 40656@SPIRE.COM		
PARTS LIST PART NO. QTY UOM PART NAME REV. DATE 10-1 1 PC 10-1 1 10-1 10-1 10-2 1 PC 10-2 1 10-2 10-2 10-3 1 PC 10-3 1 10-3 10-3 10-4 1 PC 10-4 1 10-4 10-4 10-5 1 PC 10-5 1 10-5 10-5 10-6 1 PC 10-6 1 10-6 10-6 10-7 1 PC 10-7 1 10-7 10-7 10-8 1 PC 10-8 1 10-8 10-8 10-9 1 PC 10-9 1 10-9 10-9 10-10 1 PC 10-10 1 10-10 10-10 10-11 1 PC 10-11 1 10-11 10-11 10-12 1 PC 10-12 1 10-12 10-12 10-13 1 PC 10-13 1 10-13 10-13 10-14 1 PC 10-14 1 10-14 10-14 10-15 1 PC 10-15 1 10-15 10-15 10-16 1 PC 10-16 1 10-16 10-16 10-17 1 PC 10-17 1 10-17 10-17 10-18 1 PC 10-18 1 10-18 10-18 10-19 1 PC 10-19 1 10-19 10-19 10-20 1 PC 10-20 1 10-20 10-20 10-21 1 PC 10-21 1 10-21 10-21 10-22 1 PC 10-22 1 10-22 10-22 10-23 1 PC 10-23 1 10-23 10-23 10-24 1 PC 10-24 1 10-24 10-24 10-25 1 PC 10-25 1 10-25 10-25 10-26 1 PC 10-26 1 10-26 10-26 10-27 1 PC 10-27 1 10-27 10-27 10-28 1 PC 10-28 1 10-28 10-28 10-29 1 PC 10-29 1 10-29 10-29 10-30 1 PC 10-30 1 10-30 10-30 10-31 1 PC 10-31 1 10-31 10-31 10-32 1 PC 10-32 1 10-32 10-32 10-33 1 PC 10-33 1 10-33 10-33 10-34 1 PC 10-34 1 10-34 10-34 10-35 1 PC 10-35 1 10-35 10-35 10-36 1 PC 10-36 1 10-36 10-36 10-37 1 PC 10-37 1 10-37 10-37 10-38 1 PC 10-38 1 10-38 10-38 10-39 1 PC 10-39 1 10-39 10-39 10-40 1 PC 10-40 1 10-40 10-40 10-41 1 PC 10-41 1 10-41 10-41 10-42 1 PC 10-42 1 10-42 10-42 10-43 1 PC 10-43 1 10-43 10-43 10-44 1 PC 10-44 1 10-44 10-44 10-45 1 PC 10-45 1 10-45 10-45 10-46 1 PC 10-46 1 10-46 10-46 10-47 1 PC 10-47 1 10-47 10-47 10-48 1 PC 10-48 1 10-48 10-48 10-49 1 PC 10-49 1 10-49 10-49 10-50 1 PC 10-50 1 10-50 10-50 10-51 1 PC 10-51 1 10-51 10-51 10-52 1 PC 10-52 1 10-52 10-52 10-53 1 PC 10-53 1 10-53 10-53 10-54 1 PC 10-54 1 10-54 10-54 10-55 1 PC 10-55 1 10-55 10-55 10-56 1 PC 10-56 1 10-56 10-56 10-57 1 PC 10-57 1 10-57 10-57 10-58 1 PC 10-58 1 10-58 10-58 10-59 1 PC 10-59 1 10-59 10-59 10-60 1 PC 10-60 1 10-60 10-60 10-61 1 PC 10-61 1 10-61 10-61 10-62 1 PC 10-62 1 10-62 10-62 10-63 1 PC 10-63 1 10-63 10-63 10-64 1 PC 10-64 1 10-64 10-64 10-65 1 PC 10-65 1 10-65 10-65 10-66 1 PC 10-66 1 10-66 10-66 10-67 1 PC 10-67 1 10-67 10-67 10-68 1 PC 10-68 1 10-68 10-68 10-69 1 PC 10-69 1 10-69 10-69 10-70 1 PC 10-70 1 10-70 10-70 10-71 1 PC 10-71 1 10-71 10-71 10-72 1 PC 10-72 1 10-72 10-72 10-73 1 PC 10-73 1 10-73 10-73 10-74 1 PC 10-74 1 10-74 10-74 10-75 1 PC 10-75 1 10-75 10-75 10-76 1 PC 10-76 1 10-76 10-76 10-77 1 PC 10-77 1 10-77 10-77 10-78 1 PC 10-78 1 10-78 10-78 10-79 1 PC 10-79 1 10-79 10-79 10-80 1 PC 10-80 1 10-80 10-80 10-81 1 PC 10-81 1 10-81 10-81 10-82 1 PC 10-82 1 10-82 10-82 10-83 1 PC 10-83 1 10-83 10-83 10-84 1 PC 10-84 1 10-84 10-84 10-85 1 PC 10-85 1 10-85 10-85 10-86 1 PC 10-86 1 10-86 10-86 10-87 1 PC 10-87 1 10-87 10-87 10-88 1 PC 10-88 1 10-88 10-88 10-89 1 PC 10-89 1 10-89 10-89 10-90 1 PC 10-90 1 10-90 10-90 10-91 1 PC 10-91 1 10-91 10-91 10-92 1 PC 10-92 1 10-92 10-92 10-93 1 PC 10-93 1 10-93 10-93 10-94 1 PC 10-94 1 10-94 10-94 10-95 1 PC 10-95 1 10-95 10-95 10-96 1 PC 10-96 1 10-96 10-96 10-97 1 PC 10-97 1 10-97 10-97 10-98 1 PC 10-98 1 10-98 10-98 10-99 1 PC 10-99 1 10-99 10-99 10-100 1 PC 10-100 1 10-100 10-100								

The information disclosed herein was originated by and is the property of Sperry-Rand Corporation, Inc. and except for rights expressly granted to the United States Government by Sperry-Rand Corporation, no disclosure or dissemination, design, use, sale, manufacturing and reproduction rights therein.

NOTES

D

C


B

A

JA2-20	J5-1	6	RESET	00-4
JA2-22	J5-2	4	U2B	01-42
JA2-36	J5-3	7	1A2	02-43
JA2-46	J5-4	8	01	03-44
JA2-48	J5-5	9	02	04-45
JA2-52	J5-6	28	03	05-46
JA2-55	J5-7	25	04	06-47
JA2-4	J5-8	32	05	07-48
JA2-9	J5-9	36	06	08-49
JA2-10	J5-10	35	100	09-50
JA2-12	J5-11	34	02	10-51
JA2-14	J5-12	33	03	11-52
JA2-15	J5-13	62	RESET	12-53
JA2-16	J5-14	3	WALL	13-54
JA2-18	J5-15	63	01	14-55
JA2-34	J5-16	5	01A	15-56
JA2-48	J5-17	1	VBB	
JA2-60	J5-18	2	VIC	16-57
JA2-62	J5-19	59	V1	17-58
JA2-66	J5-20	23	V00	18-59
JA2-64	J5-21	26	V55	19-60
JA2-68	J5-22	4	V55	20-61
JA2-6	J5-23	24	01A	21-62
JA2-54	J5-24	35	01	22-63
JA2-59	J5-25	8	01	23-64
JA2-58	J5-26	7	01	24-65
JA2-53	J5-27	61	01	25-66
JA2-5	J5-28	62	01B	26-67

--- BUFFER BOARD (A) SA-2

--- MICROPROCESSOR BOARD




REVISIONS			
ZONE/LTR	DESCRIPTION	DATE	APPROVED

12-19A-B-19
12-21A-B-20
12-35A-B-23

12-34-B-18
12-35-B-19
12-36-B-20
12-37-B-21
12-38-B-22
12-39-B-23
12-40-B-24
12-41-B-25
12-42-B-26
12-43-B-27
12-44-B-28
12-45-B-29
12-46-B-30
12-47-B-31
12-48-B-32
12-49-B-33
12-50-B-34
12-51-B-35
12-52-B-36
12-53-B-37
12-54-B-38
12-55-B-39
12-56-B-40
12-57-B-41
12-58-B-42
12-59-B-43
12-60-B-44
12-61-B-45
12-62-B-46
12-63-B-47
12-64-B-48
12-65-B-49
12-66-B-50
12-67-B-51
12-68-B-52
12-69-B-53
12-70-B-54
12-71-B-55
12-72-B-56
12-73-B-57
12-74-B-58
12-75-B-59
12-76-B-60
12-77-B-61
12-78-B-62
12-79-B-63
12-80-B-64
12-81-B-65
12-82-B-66
12-83-B-67
12-84-B-68
12-85-B-69
12-86-B-70
12-87-B-71
12-88-B-72
12-89-B-73
12-90-B-74
12-91-B-75
12-92-B-76
12-93-B-77
12-94-B-78
12-95-B-79
12-96-B-80
12-97-B-81
12-98-B-82
12-99-B-83
13-00-B-84

			J2-A	
			J2-B	
			J2-C	
P2-10	J1A4		J2-D	OSCI
			J2-E	
P4-16	J A 3		J2-F	CLK
P4-4	J A 5		J2-H	FF
P4-22	J A10		J2-J	FF
P4-8	J A12		J2-K	FF
P4-3	J A 3		J2-L	FF
P4-26	J A 8		J2-M	FF
P4-24	J A 7		J2-N	B52
P4-30	J A 6		J2-P	B51
P4-11	J A 5		J2-R	B54
P4-30	J A 4		J2-S	B55
P4-26	J A 3		J2-T	B56
P4-38	J A 1		J2-U	B57
P4-43	J A 2		J2-V	B58
P4-10	J A 7		J2-W	PSM
P4-20	J A 4		J2-X	FF
P4-7	J A 2		J2-Y	FF
P2-5	J A 22		J2-Z	FF
P2-4	J A 4		J2-B	FF
P2-4	J A 5		J2-b	FF
P2-6	J A 49		J2-c	FF
P2-2	J A 6		J2-d	C500

D
C
B

ITEM	ITEM NO.	CODE IDENT NO.	PART NO OR IDENTIFYING NO.	DESCRIPTION	MATERIAL	SPEC
PARTS LIST						
DIMENSIONS ARE IN INCHES DIMENSIONS IN PARENTHESES ARE IN MM NEEDS TO BE SPELLED DIMENSIONS ARE				 SPIRE CORPORATION BELFORD MASS 01730		
DIMENSIONS ARE IN INCHES DIMENSIONS IN PARENTHESES ARE IN MM NEEDS TO BE SPELLED DIMENSIONS ARE				APPROVED: _____ DATE: _____ BY: _____		
DIMENSIONS ARE IN INCHES DIMENSIONS IN PARENTHESES ARE IN MM NEEDS TO BE SPELLED DIMENSIONS ARE				D 4D656		

A

APPENDIX II
ASSEMBLY LANGUAGE CODES FOR THE
990/100M CONTROL OF THE TEST SYSTEM

0010		10T	0100D		
0015	2800	1016	200	2800	START ADDRESS OF CODE TO RUN MICRO
0020	FF28	104P	200	FF28	DYND WORKSPACE
0030	FF48	104P	200	FF48	104P WORKSPACE
0040	FF80	204P	200	FF80	200 WORKSPACE
0050	FF88	204P	200	FF88	200 WORKSPACE
0060	0480	30A	200	0480	MACHINE CODE FOR 80
0070	0016	INT3	200	0016	INTERRUPT 3 VECTOR
0080	0018	INT4	200	0018	INTERRUPT 4 VECTOR
0090	FF24	VECT	200	FF24	DYND VECTOR
0100	0004	30T	200	4	NUMBER OF BYTES PER ERROR
0110	000A	30M	200	10	NUMBER OF ERRORS ALLOWED IN STACK
0120	4800	F	200	4800	ACIII F
0130	5200	F	200	5200	ACIII F
0140	1800	210C	200	1800	ACIII 2
0150	0180	10MT	200	0180	CONTROL BASE ADDRESS
0160	0180	10MT	200	0180	INPUT BASE ADDRESS
0170	0180	10MT	200	0180	INTERRUPT BASE ADDRESS
0180	0080	10P	200	080	SERIAL BASE ADDRESS
0181	0000	20	200	0	
0182	0001	21	200	1	
0183	0002	22	200	2	
0184	0003	23	200	3	
0185	0004	24	200	4	
0186	0005	25	200	5	
0187	0006	26	200	6	
0188	0007	27	200	7	
0189	0008	28	200	8	
0190	0009	29	200	9	
0191	000A	210	200	10	
0192	000B	211	200	11	
0193	000C	212	200	12	
0194	000D	213	200	13	
0195	000E	214	200	14	
0196	000F	215	200	15	
0200			200P	INT+14	
0210			200P	ETHD+11	
0220	0000				

```

0230 0000      ▶
0240 0000      ▶
0250 0000      ADR6 >E000      <<<< SETUP SEGMENT >>>>
0260 0000      ▶
0270 0000 0300  BTRP  LIMI 0      TURN OFF ALL INTERRUPTS
      0002 0000
0280 0004 02E0      LWPI  STMP      SETUP THE WORKSPACE
      0006 FF43
0290 0008 0205      LI    R5,SYNO      SYNC ENTRY POINT
      000A E100
0300 000C 0205      LI    R6,SYMP      ADDRESS OF SYNC WORKSPACE
      000E FF23
0310 0010 0207      LI    R7,VECT      SYNC VECTOR (MP,PC)
      0012 FF24
0320 0014 0205      MOV  R6,♦R7+      SYNC WORKSPACE INTO SYNC VECTOR
0330 0016 0505      MOV  R5,♦R7      SYNC ENTRY POINT INTO SYNC VECTOR
0340 0018 0201      LI    R1,B9A      MACHINE CODE FOR B9>
      001A 0450
0350 001C 0202      LI    R2,E0C      ESCAPE ENTRY POINT
      001E E200
0360 0020 0203      LI    R3,ERR      ERROR ENTRY POINT
      0022 E250
0370 0024 0120      MOV  0INT5,R4      INTERRUPT 5 VECTOR PC INTO R4
      0026 0015
0380 0028 0D01      MOV  R1,♦R4+      B9> INTO FIRST INSTRUCTION WORD
0390 002A 0503      MOV  R3,♦R4      ERR ENTRY INTO SECOND WORD
0400 002C 0120      MOV  0INT4,R4      INTERRUPT 4 VECTOR PC INTO R4
      002E 0012
0410 0030 0D01      MOV  R1,♦R4+      FIRST INSTRUCTION WORD
0420 0032 0502      MOV  R2,♦R4      E0C ENTRY INTO SECOND WORD
0430 0034 0546      DECT R6
0440 0036 0546      DECT R6      R6 NOW HAS PROPER OVERRUN ADDRESS

```

0450	E038	FFA0	TOP	OUT	00RLF	
	E03A	E350				
0460	E03C	2FA0		OUT	00R	OUTPUT INITIAL QUERY
	E03E	E354				
0470	E040	2E00		ECHO	R0	SET RESPONSE WITH ECHO
0480	E042	2FA0		OUT	00RLF	
	E044	E350				
0490	E046	0280		CI	R0,F	IS ANSWER AN F?
	E048	4600				
0500	E04A	1304		JEQ	FRES	YES, THEN JUMP TO FRES
0510	E04C	0280		CI	R0,R	IS ANSWER AN R?
	E04E	5200				
0520	E050	1314		JEQ	REST	YES, THEN JUMP TO REST
0530	E052	10F2		JMP	TOP	IF NEITHER, THEN MISTAKE. TRY AGAIN
0540	E054	0203	FRES	LI	R8,ERRP	ERROR WORKSPACE POINTER INTO R8
	E056	FF63				
0550	E058	0606		MOV	R6,0R8	OVERRUN ADDRESS INTO R6 OF ERR
0560	E05A	0201		LI	R1,BYT	NUMBER OF STORE BYTES PER ERROR
	E05C	0004				
0570	E05E	0A01		MOV	R1,04(8)	PUT INTO R2 OF ERR
	E060	0004				
0580	E062	0531		INC	R1	ROUND UP BYTES TO WORDS
0590	E064	0B11		ERR	R1,1	
0600	E066	0A11		CLR	R1,1	
0610	E068	0202		LI	R2,NUM	NUMBER OF ERRORS ALLOWED IN STACK
	E06A	000A				
0620	E06C	3331		MPY	R1,R2	NUMBER OF BYTES ALLOWED IN STACK I
0630	E06E	0036		MOV	R6,R2	OVERRUN ADDRESS INTO R2
0640	E070	5033		L	R3,R2	START OF STACK INTO R2
0650	E072	0A02		MOV	R2,02(8)	START OF STACK INTO R1 OF ERR
	E074	0002				
0660	E076	0A02		MOV	R2,020(8)	START OF STACK INTO R10 OF ERR
	E078	0014				
0670	E07A	0420	REST	BLMP	0VEDT	SYNCHRONIZE MICRO3
	E07C	FF24				
0680	E07E	0280		CI	R0,F	IS THIS A FRESHSTART?
	E080	4600				
0690	E082	1602		JNE	PSU	NO, THEN RETURN AS FROM ESC
0700	E084	0460		B	0CODE	FRES START, SO GO TO CODE
	E086	EA00				
0710	E088	02E0	PSU	LMPI	EDMP	ESC WORKSPACE
	E08A	FF3C				
0720	E08C	0330		RTMP		
0730	E08E					

```

0740 E03E      *
0750 E03E      *
0760 E100      *      ADDR E100      *** DYNAMIC SEGMENT ***
0770 E100      *
0780 E100 0200  DYN0  LI   R12,CONT      BASE ADDRESS FOR CONTROL
      E102 0120
0790 E104 1E00      CBE  0      TRIGGER THE RESET
0800 E105 10FF  WAIT  JMP  WAIT      WAIT HERE FOR THE RESET
0810 E103 02E0  REEN  LWPI  DYNP      RELOAD WORKSPACE POINTER UPON REEN
      E104 FF28
0820 E10C 0200      LI   R12,DER      BASE ADDRESS FOR DISPLAY OUTPUT
      E10E 0030
0830 E110 1012      CBE  13      ENABLE RECEIVER INTERRUPT
0840 E112 0200      LI   R12,CONT      BASE ADDRESS FOR CONTROL
      E114 0120
0850 E115 1D03      CBE  3      QUIESCENT CLK
0860 E113 1D02      CBE  2      QUIESCENT SET
0870 E11A 1E04      CBE  4      RESET SYSTEM
0880 E11C 1D04      CBE  4
0890 E11E 1E01      CBE  1      TURN ON SYSTEM
0900 E120 0200      LI   R12,INRR      INTERRUPT BASE ADDRESS
      E122 0100
0910 E124 1D04      CBE  4      ENABLE ESC AT 9901
0920 E126 1D05      CBE  5      ENABLE ERR AT 9901
0930 E129 0330      RTMP
0940 E12A      *
0950 E12A      *
0960 E12A      *
0970 E200      *      ADDR E200      *** ESCAPE SEGMENT ***
0980 E200      *
0990 E200 0300  EIC  LIMI  0      TURN OFF ALL INTERRUPTS
      E202 0000
1000 E204 0200      LI   R12,CONT      BASE ADDRESS FOR CONTROL
      E206 0120
1010 E203 1D01      CBE  1      TURN OFF SYSTEM
1020 E20A 0400      CLR  R0      PREPARE R0
1030 E20C 0200      LI   R12,DER      SERIAL BASE ADDRESS
      E20E 0030
1040 E210 3600      STCR R0,3      SET INTERRUPT CHARACTER
1050 E212 1D12      CBE  13      CLEAR INTERRUPT
1060 E214 0230      CI   R0,E20C      IS IT AN ESC?
      E216 1200
1070 E213 1301      JED  MON      YES, THEN JUMP TO MON
1080 E21A 0330      RTMP      NO, THEN RETURN
1090 E21C 0340  MON  BC   0,30      GO TO MONITOR
      E21E 0400
1100 E220      *

```

```

1110 E230      ▶
1120 E220      ▶
1130 E250      ADDR ←E250      «(X) ERROR SEGMENT «(X)»
1140 E250      ▶
1150 E250 0200 ERR  LI  R12,CONT  CONTROL BASE ADDRESS
      E252 0120
1170 E254 1001  BZD  1          TURN OFF SYSTEM
1180 E256 0002  MOV  R2,R3      MAX BYTE COUNT INTO R3
1190 E258 004E  MOV  R14,←R1+    STOP PC AT ERROR ON STACK
1200 E25A 0643  DECT R3          DECREMENT THE BYTE COUNT
1210 E260 1E02  BZD  2          SETUP THE READ
1220 E262 1D02  BZD  2
1230 E260 0200 READ LI  R12,INPT  INPUT BASE ADDRESS
      E262 0130
1240 E264 3611  STOR ←R1,3      READ ONE BYTE ONTO STACK
1250 E266 0531  INC  R1          INCREMENT ERROR STACK POINTER
1260 E268 0503  DEC  R3          DECREMENT BYTE COUNT
1270 E26A 1305  JED  DONE       GO TO DONE IF FINISHED
1280 E270 0600  LI  R12,CONT  CONTROL BASE ADDRESS
      E272 0120
1290 E270 1E03  BZD  3          CLOCK TO NEXT BYTE
1300 E272 1D03  BZD  3
1310 E274 10F5  JMP  READ       GO GET NEXT BYTE
1320 E276 0531  DONE INC  R1      ROUND UP ERROR STACK POINTER
1330 E278 0811  CRA  R1,1
1340 E27A 0811  CLA  R1,1
1350 E27C 0002  MOV  R2,R3      BYTE COUNT
1360 E27E 0533  INC  R3          ROUND IT UP
1370 E280 0813  CRA  R3,1
1380 E282 0413  CLA  R3,1
1390 E284 A001  A   R1,R3      WILL WE OVERRUN ON NEXT ERROR?
1400 E286 3003  C   R3,R0
1410 E288 1B03  JA  OVER       IF YES JUMP TO OVER
1420 E28A 0420  BUMP 0VECT     SYNCHRONIZE MICROS
      E28C FF24
1430 E28E 0330  RTMP          CONTINUE WHERE WE LEFT OFF
1440 E290 2FA0 OVER  OUT  0N0M0    OUTPUT OVERRUN MESSAGE
      E292 E278
1450 E294 0204  LI  R4,←R0P    ESCAPE WORKSPACE POINTER TO R4
      E296 FF3C
1460 E298 0900  MOV  R13,←R2+4+  SETUP PSEUDO ESC RETURN
      E29A 001A
1470 E29C 090E  MOV  R14,←R2+4+
      E29E 001C
1480 E2A0 090F  MOV  R15,←R2+4+
      E2A2 001E
1490 E2A4 004A  MOV  R10,R1     RETORE START OF STACK TO R1
1500 E2A6 05A0  BL  0←30       BRANCH TO MONITOR
      E2A8 0030
1510 E2AA      ◀

```

```

1520 02AA      ▶
1530 02A9      ▶
1540 0350      ADDR >0350      <<<< MESSAGE LIST >>>>
1550 0350      ▶
1560 0350 0004 ORLF  DATA >000A,0
      0352 0000
1570 0354 4552 RP    TEXT 'FRESH START OR RESTART? (F OR R)'
      0356 4553
      0358 4320
      035A 5354
      035C 4152
      035E 5420
      0360 4F52
      0362 2052
      0364 4553
      0366 5441
      0368 5254
      036A 3F20
      036C 2246
      036E 204F
      0370 5220
      0372 5229
1580 0374 0004      DATA >000A,0
      0376 0000
1590 0378 4E4F NDMO  TEXT 'NO MORE ROOM IN ERROR STACK.'
      037A 2040
      037C 4F52
      037E 4520
      0380 524F
      0382 4F40
      0384 2049
      0386 4E20
      0388 4552
      038A 524F
      038C 5220
      038E 5354
      0390 4143
      0392 4B2E
1600 0394 000A      DATA >000A,0
      0396 0000
2000      END

```



MISSION
of
Rome Air Development Center

RADC plans and executes research, development, test and selected acquisition programs in support of Command, Control Communications and Intelligence (C³I) activities. Technical and engineering support within areas of technical competence is provided to ESD Program Offices (POs) and other ESD elements. The principal technical mission areas are communications, electromagnetic guidance and control, surveillance of ground and aerospace objects, intelligence data collection and handling, information system technology, ionospheric propagation, solid state sciences, microwave physics and electronic reliability, maintainability and compatibility.

Printed by
United States Air Force
Hanscom AFB, Mass. 01731