A Study of the Multicache-Consistency Problem in Multi-Processor Computer Systems

Abstract

This paper is a report on an ongoing research project at the M.I.T. Sloan School of Management to study the multicache-consistency problem in multi- processor computer systems. The nature of the consistency problem in multicache memory systems is briefly discussed, together with an explanation of the three common approaches proposed in the literature to handle it. A new solution to the problem, called the 'Common-Cache/Pended Transaction Bus' (CC/PTB) approach, is developed and discussed. The 'CC/PTB' approach attempts to minimize performance degradation by eliminating the overhead of maintaining cache-consistency. Its two distinctive features are: Firstly, the conventional private cache per processor organization is replaced by one where a pool of cache-modules is commonly shared by all processors. Secondly, the Pended Transaction Bus (PTB) is used as the interconnection protocol that connects the processors and the cache- modules. The performance of the CC/PTB approach is evaluated using a highly detailed simulation model with favorable results. (Author)

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Sep 01, 1981
Accession Number
ADA109134

Entities

People

  • Stuart E. Madnick
  • Tarek K. Abdel-hamid

Tags

Communities of Interest

  • C4I

DTIC Thesaurus Topics

  • Access Time
  • Computers
  • Databases
  • Degradation
  • Directories
  • Hierarchies
  • Instructions
  • Intervals
  • Literature
  • Load Distribution
  • Redundancy
  • Reliability
  • Simulations
  • Simulators
  • Test And Evaluation
  • Throughput
  • Translations

Fields of Study

  • Computer science

Readers

  • Marine Ecological Systems Migration
  • Parallel and Distributed Computing.
  • Systems Analysis and Design