Overview of the CHiP Computer

Abstract

The main question under study is how wide the corridor width should be for the switch lattice of the Configurable, Highly Parallel (CHiP) computer. (The CHiP computer family is introduced and its use for parallel algorithm composition is motivated.) It is argued on the basis asymptotic analysis that a constant corridor width is preferred even though such lattices cannot make full use of the processor elements for most complex interconnection patterns, e.g., universal interconnection structures like the cube connected cycles and shuffle exchange, and for certain 'simple' ones, e.g., certain planar graphs. (Author)

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Aug 19, 1981
Accession Number
ADA109293

Entities

People

  • Lawrence H Snyder

Organizations

  • Purdue University

Tags

Communities of Interest

  • Advanced Electronics
  • Air Platforms
  • Human Systems

DTIC Thesaurus Topics

  • Abstracts
  • Algorithms
  • Classification
  • Computations
  • Computer Programming
  • Computer Science
  • Computers
  • Embedding
  • Fabrication
  • Information Systems
  • Mass Production
  • Mathematics
  • Military Research
  • Parallel Computing
  • Parallel Processing
  • Trees (Data Structures)
  • Universities

Readers

  • Graph Algorithms and Convex Optimization.
  • Integrated Circuit Design and Technology.