Low-Cost Packet Radio Decoders

Abstract

This is the final report for the development of an LSI (Large Scale Integrated) Sequential Decoder Chip and an Interface Chip, the Direct Memory Access Interface, for use in the Low-Cost Packet Radio. The report describes each of the devices, the procedure used in development, and problems associated with each development. Additionally, the functional specifications for each device are included. These specifications cover the internal architecture and applications for each device.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
May 30, 1982
Accession Number
ADA118154

Entities

People

  • W. A. Shumate

Tags

Communities of Interest

  • C4I
  • Energy and Power Technologies
  • Human Systems

DTIC Thesaurus Topics

  • Circuits
  • Coding
  • Communication Systems
  • Computations
  • Computer Programming
  • Data Rate
  • Data Transmission
  • Decoding
  • Diagrams
  • Digital Communications
  • Fabrication
  • High Voltage
  • Identification
  • Power Supplies
  • Semiconductors
  • Shift Registers
  • Standards

Readers

  • Computer Networking
  • Computer Programming and Software Development.
  • Integrated Circuit Design and Technology.