Area-Efficient VLSI Computation.
Abstract
The two parts of this thesis address two measures of efficiency. Part 1 analyzes systolic systems which marry the ideas of pipelining and multiprocessing in a single framework of design. Part II looks at the layout of their communication paths. Although the two parts fit together, it should be understood that the ideas in each stand alone. The results of Part I can be applied to systems which are not systolic, and even systems which are not assembled on integrated circuits. The layout results of Part II can be applied to more general communication structures than graphs of systolic systems, and the ideas for representing layouts can be used in other routing algorithms.
Document Details
- Document Type
- Technical Report
- Publication Date
- Oct 01, 1981
- Accession Number
- ADA123318
Entities
People
- Charles Eric Leiserson
Organizations
- Carnegie Mellon University