

AD-A125 783

THE DEVELOPMENT OF REFRACTORY METALLIZATION FOR  
HIGH-SPEED VLSI CIRCUITS(U) RENSSELAER POLYTECHNIC INST  
TROY NY CENTER FOR INTEGRATED ELE... A J STECKL ET AL


1/1


UNCLASSIFIED

22 FEB 83 TR-4 N88014-81-K-8605

F/G 20/12

NL





MICROCOPY RESOLUTION TEST CHART  
NATIONAL BUREAU OF STANDARDS-1963-A

(12)

ADA 125783

OFFICE OF NAVAL RESEARCH  
CONTRACT N00014-81-K-0605  
PROJECT NO. NR 056-768  
TECHNICAL REPORT NO. 4

The Development of Refractory Metallization  
for High-Speed VLSI Circuits


by

A. J. Steckl\* and T. P. Chow\*\*

Prepared for Publication in the Proceedings  
of the 4th International Brazil  
Conference on Microelectronics  
Campinas, Brazil  
February 22, 1983

\* Center for Integrated Electronics  
Rensselaer Polytechnic Institute  
Troy, N. Y. 12181

+ Corporate Research and Development  
General Electric Company  
Schenectady, N.Y. 12301



Reproduction in whole or in part is permitted for any  
purpose of the United States Government.

This document has been approved for public release  
and sale; its distribution is unlimited.

83 03 16 010

DTIC FULL COPY

Unclassified

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER No. 4	2. GOVT ACCESSION NO. AD-A125783	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) The Development of Refractory Metallization for High-Speed VLSI Circuits		5. TYPE OF REPORT & PERIOD COVERED Interim Technical Report
		6. PERFORMING ORG. REPORT NUMBER
7. AUTHOR(s) A.J. Steckl and T.P. Chow		8. CONTRACT OR GRANT NUMBER(s) N00014-81-K-0605
9. PERFORMING ORGANIZATION NAME AND ADDRESS Center for Integrated Electronics Rensselaer Polytechnic Institute Troy, N.Y. 12181		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
11. CONTROLLING OFFICE NAME AND ADDRESS Office of Naval Research Department of the Navy 800 N. Quincy Street Arlington, VA 22217		12. REPORT DATE March 9, 1983
		13. NUMBER OF PAGES 47
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)		15. SECURITY CLASS. (of this report) Unclassified
		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report) <p style="text-align: center;">This document is unclassified for public release and its distribution is unlimited.</p>		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES To be published in Proceedings of IV International Brazil Microelectronics Conference, Campinas, Brazil, February 1983.		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Very Large Scale Integrated Circuits Refractory Metallization Metal-Oxide-Semiconductor Devices		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) The use of refractory materials (metals, silicides and compounds) in VLSI circuits is reviewed. Material consideration, including deposition techniques, film structure, electrical and mechanical properties, are covered. Gate structures implemented with a variety of refractory materials are described. Semiconductor device processes incorporating these materials--plasma etching, ion implantation, oxidation--are discussed from the perspective of VLSI compatibility. Characteristics of MOS devices and circuits		

DD FORM 1473  
1 JAN 73

EDITION OF 1 NOV 65 IS OBSOLETE  
S/N 0102-LF-014-5601

Unclassified

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

↓  
using refractory technology are reviewed. ↑

THE DEVELOPMENT OF REFRACTORY METALLI-  
ZATION FOR HIGH-SPEED VLSI CIRCUITS


A.J.Steckl<sup>+</sup> and T.P.Chow<sup>+</sup>\*

<sup>+</sup>Center for Integrated Electronics  
Rensselaer Polytechnic Institute  
Troy, NY 12181

<sup>\*</sup>General Electric Corporate Research  
& Development  
Schenectady, NY 12301

ABSTRACT

The use of refractory materials (metals, silicides and composites) in VLSI circuits is reviewed. Material consideration, including deposition techniques, film structure, electrical and mechanical properties, are covered. Gate structures implemented with a variety of refractory materials are described. Semiconductor device processes incorporating these materials --plasma etching, ion implantation, oxidation--are discussed from the perspective of VLSI compatibility. Characteristics of MOS devices and circuits using refractory technology are reviewed.



## I. INTRODUCTION

Refractory metals and metal silicides have been recently under active development for use as gate and interconnection materials in very-large-scale-integrated (VLSI) circuits. The main advantage of these refractory materials over conventional doped polycrystalline silicon (poly-Si) is their high conductivity. Since it has become apparent that the scaling down of semiconductor devices may not lead to overall higher performance unless low resistance gates and interconnects are implemented, refractory materials are becoming an indispensable part of any VLSI process.

To quantitatively describe the relationship between signal propagation delay and line resistance, an open-end, unloaded transmission line model was used for 1000  $\mu\text{m}$ -long lines of Mo,  $\text{MoSi}_2$  and poly-Si. The sheet resistance assumed were 0.2, 2 and 20  $\Omega/\square$  square, respectively. The thicknesses of the oxide layer underneath the signal line were 250 and 5000 $\text{\AA}$  representing typical active and field areas, respectively. Also, the fringing field effect due to narrow line width has not been included. The results of the simulation are shown in Fig. 1. The delay time with a metal line over 250 and 5000 $\text{\AA}$  oxide is only 20 and 300 ps respectively (A and C). The silicide and the poly-Si lines, on the other hand, can delay the signal for 150 ps and 1.2 ns respectively when running over field oxide regions (B and D). It is worth noting that the present simulation probably represents the best case in signal response because both loading of the line and fringing field effects degrade the response time. Hence, replacement of poly-Si with refractory metals or metal silicides can alleviate this problem in very high speed and high density microcircuits.

In this paper the development of refractory materials for VLSI circuits is reviewed. The following aspects are covered: thin film structural and electrical properties, processing technology (patterning, oxidation, ion implantation and contacts), gate

structures (metal, silicide,  
composite), device and circuit charac-  
teristics.

(Figure 1)

## II. MATERIALS PROPERTIES

In this section, thin film material properties of refractory metals and metal silicides are discussed.

In Table 1, the elements which form refractory metal silicides are shown.

(Table 1)

In particular, the deposition, structure, composition and resistivity of Mo, W, MoSi<sub>2</sub>, NbSi<sub>2</sub>, WSi<sub>2</sub>, TaSi<sub>2</sub>, TiSi<sub>2</sub> and related composites are reviewed.

### A. Deposition

Chemical vapor deposition (CVD), sputtering and electron-beam evaporation are the main methods used for thin film deposition.

For refractory metals, the use of CVD usually requires the reduction of the related halide compound. In the case of Mo deposition, MoF<sub>6</sub>[1] and MoCl<sub>5</sub>[2] are employed, while for W deposition WF<sub>6</sub>[3] and WCl<sub>5</sub>[4] are used. The fluoride process requires more control as HF is released during hydrogen reduction and can etch the underlying thin gate oxide. Sputtering and e-beam deposition are mostly physical processes and do not depend on the specifics of the reaction process as CVD does. However, other problems arise, such as incorporation of sputtering gas atoms or radiation damage [5].

Deposition of metal silicide films has to take into account additional considerations, such as stoichiometry. DC magnetron sputtering and evaporation are the methods most frequently used [6,7,8]. Co-deposition methods [9, 10] are the most attractive because of flexibility in the silicon/metal ratio obtained. CVD has not been employed in the deposition of silicides because of undesirable formation of intermediate silicide phases [11].

### B. Structure and Composition

The structure of the refractory metals studied (Mo and W) is body-centered cubic. The thin films exhibit columnar grains and are strongly oriented on oxidized silicon substrates [12].

Secondary-ion mass spectrometry (SIMS) reveals that carbon is a major contaminant in Mo films.

The structure of most refractory metal silicides is either hexagonal or tetragonal. Molybdenum disilicide exhibits both phases. It is hexagonal for temperatures below 800°C and changes to tetragonal above that point [13].

In Fig. 2, the x-ray diffraction pattern of a 3000 Å-thick molybdenum silicide (Si/Mo=2.2) film is shown. The film was deposited by cosputtering from the elemental targets and then annealed at 1000°C for 1 hr. The spectrum indicates that the only silicide phase present is tetragonal MoSi<sub>2</sub>.

(Figure 2)

Tungsten disilicide is normally tetragonal. The hexagonal phase is less stable than its MoSi<sub>2</sub> counterpart and has been observed only recently [14,62,63]. NbSi<sub>2</sub> and TaSi<sub>2</sub> thin films show only the hexagonal structure [15,16]. TiSi<sub>2</sub> is the only silicide to show the orthorhombic phase in thin film form [17]. Since the desired composition (of the disilicide) is the most silicon-rich phase, a silicon/metal ratio greater than two is employed to prevent the formation of intermediate phases [18,22]. Major contaminants detected in sputtered silicide films are carbon and argon [15,19].

### C. Resistivity

In bulk form, the resistivity of most refractory metals falls between 5 to 10 μΩ-cm and for most refractory silicides the range is 20 to 50 μΩ-cm [20].

In thin film forms, the resistivity reported [21] for Mo is 8 μΩ-cm for e-beam evaporation, 14 μΩ-cm for RF-sputtering and 10.5 μΩ-cm for DC-magnetron sputtering. In the case of W, the resistivity values reported [21] for each deposition technique are 13, 34 and 21 μΩ-cm, respectively. CVD deposition results in the lowest reported resistivity for both Mo (6.5 μΩ-cm) [1] and W (5.5 μΩ-cm) [4], approaching bulk values.

The thin film resistivity of the sili-

cides is highly dependent on deposition technique. For example, MoSi<sub>2</sub> films prepared by e-beam co-evaporation [9], RF sputtering [7], DC sputtering [6,19] and cosputtering [22] showed a resistivity of 45, 60, 120 and 100 μΩ-cm, respectively.

In Fig. 3, the sheet resistivity of two cosputtered molybdenum silicide films (Si/Mo=2 and 2.3) are shown as a function of isochronal annealing temperature.

(Figure 3)

For comparison, the MoSi<sub>2</sub> bulk resistivity is 22 μΩ-cm [20]. The thin film resistivity of WSi<sub>2</sub>, NbSi<sub>2</sub> and TaSi<sub>2</sub> closely parallel the case of MoSi<sub>2</sub>. TiSi<sub>2</sub> shows substantially lower resistivity for all deposition techniques, with the lowest value of 21 μΩ-cm (vs. 17 μΩ-cm bulk value) reported for e-beam evaporation [23].

### III. GATE STRUCTURES

The implementation of novel materials into a gate structure suitable for VLSI requires, in addition to low resistance, a high melting point. However, there are substantial differences on the other gate structure requirements between refractory metals, metal silicides and various composites.

In Fig. 4, four different refractory gate structures involving the metals and/or metal silicides are illustrated.

(Figure 4)

#### A. Refractory Metals

Refractory metals, such as Mo and W, have a resistivity of  $5-10\mu\Omega\text{-cm}$ , which is at least two orders of magnitude lower than that of polysilicon. However, they have poor resistance to oxidation and to chemicals used in semiconductor processing. In addition, some refractory metals (such as Mo and W) exhibit columnar grains [12,21] are, thus, prone to mobile ion contamination. Therefore, one of the key requirements for the use of the refractory metal gate approach is proper gate passivation. This has been accomplished using doped glass (PSG) [24,25], self-grown silicide [26,27] and silicon nitride/oxide [28] and molybdenum nitride [29]. Doped phosphosilicate glass containing 2% or more phosphorus has been found to be an effective gettering agent for the mobile ions [25]. The self-grown silicide and deposited Mo-nitride passivation techniques are discussed in the section on composite structures. The silicon nitride passivation has also been successfully used [28] with the additional advantage of deposition in an oxygen-free ambient. This prevents possible oxidation of the gate metal during passivation.

#### B. Refractory Metal Silicides

Refractory metal silicides generally have resistivities of  $50-100\mu\Omega\text{-cm}$ , which places them in between those of the refractory metals and of doped polysilicon. However, like poly-si, the silicides have a high resistance to chemical attacks and can grow a

high-quality and self-limiting oxide. The oxidation process of the silicide film produces silicon dioxide and can partially (or totally) consume the film resulting in a higher sheet resistance and can lead to lower gate reliability [9,30].

$\text{MoSi}_2$  gate structures have been shown to be overall compatible with  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$  gate dielectrics [6,7]. Other silicide gate structures incorporated in MOS devices include  $\text{NbSi}_2$  [15] and  $\text{WSi}_2$  [31].

### C. Composite Materials

A variety of composite gate materials, involving refractory metals and silicides, have been investigated with the goal of enhancing the overall characteristics of the MOS structure.

#### i. Silicidation Approach.

One disadvantage of the refractory metal gate is its poor oxidation resistance. Since the metal oxides are volatile at high temperatures, surface passivation techniques (as described in Section III.A) usually involve deposited dielectrics. An alternative is the process of silicidation [26,27] in which molybdenum is reacted with  $\text{SiH}_4$  to form a surface layer of molybdenum silicide. The  $\text{Mo}/\text{MoSi}_2$  composite (so-called "heart-of-moly") has the advantage of good oxidation properties, which the metal itself lacks.

The sheet resistance of the composite structure as a function of reaction time is shown for two  $\text{SiH}_4$  flow rates in Fig. 5. As can be seen, the higher flow rate results in a faster conversion of the Mo into  $\text{MoSi}_2$  and thereby a higher sheet resistance. This structural modification can be clearly seen from the corresponding x-ray data (Fig. 6) taken on samples A and B.

(Figure 5)

(Figure 6)

#### ii. Metal Nitride Approach.

Other disadvantages of the refractory metal gate are mobile ion contamination and ion channeling due to its columnar grain structure. By fabricating a com-

posite gate material which combines the metal (Mo) with one of its nitrides ( $\text{Mo}_2\text{N}$ ), an effective ion barrier is introduced [29]. Since the nitride is metallic in character it does not lower the gate conductivity greatly.

#### iii. Polycide Approach.

One disadvantage of the silicide gate approach is the consumption of the layer during oxidation. To prevent this problem, a polysilicon pad can be placed between the gate dielectric and the silicide layer [8,9]. This polycide approach has been shown to effectively preserve the low silicide gate resistivity while maintaining the high reliability of silicon-gate technology. The polycide approach has been realized in structures using  $\text{WSi}_2$  [8,9,32],  $\text{MoSi}_2$  [33,34],  $\text{TaSi}_2$  [30,35,36],  $\text{TiSi}_2$  [23,30,37].

Various techniques have been employed to realize such a polycide structure. These include: a. deposition and doping of the poly-Si pad followed by deposition (or co-deposition) of the silicide [8,9,23,30,34]; b. deposition and doping of the poly-Si pad followed by deposition of the metal and by sintering [40,42]. Because of the lower conductivity of the poly-Si pad, the resistivity of the polycide structure is controlled by the silicide. In the case of the  $\text{WSi}_2/\text{n+ poly-Si}$  gate, a sheet resistance of  $1.2\Omega/\square$  was reported [9] for a combined structure consisting of  $2500\text{\AA}$  of  $\text{WSi}_2$  on  $3000\text{\AA}$  of doped poly-Si. For  $\text{TiSi}_2$  and  $\text{TaSi}_2$  ( $2700\text{\AA}$ ) cosputtered on poly-Si, sheet resistances of 1 and  $2\Omega/\square$  were obtained [30]. Threshold voltage and gate breakdown voltage distribution for polycide-gate devices have been shown [8,9] to be equivalent to those with silicon-gate.

#### D. Edge-Defined Structures

To fabricate sub-micron gate structures without elaborate lithographic systems, edge-defined technique have been employed with silicon-gate technology [38]. The edge-defined approach usually involves the following steps: (a) definition of a vertical edge; (b) conformable deposition of either a gate material (direct technique) or a

material to be used as a transfer mask (indirect technique); (c) anisotropic etching of the conformable film, resulting in a residue along the initial edge; (d) selective removal of the initial step material, leaving only the residue; and (e) transferral of the pattern with an underlying gate material layer (indirect technique only). The direct edge-defined process sequence is shown schematically in Fig. 7.

(Figure 7)

Even though the edge-defined techniques are basically not oriented toward high-density circuits, they offer the ability to fabricate and study the sub-micron device components of VLSI. The direct edge-defined technique has been applied to MoSi<sub>2</sub>-gate MOS structures [39]. Al steps, defined by CCl<sub>4</sub> plasma etching, were used in conjunction with MoSi<sub>2</sub> films etched in NF<sub>3</sub> plasmas to achieve controllable line widths as small as 0.1µm.

SEM micrographs of an edge-defined structure is shown in Fig. 8.

(Figure 8)

10.2.66-6

#### IV. PROCESSING TECHNOLOGY

To incorporate refractory materials into the integrated circuit fabrication, the development of specific processes is required. These include etching for pattern definition, oxidation, the effect of ion implantation, and contact formation. In this section, the work covering processing technology with refractory materials is discussed.

##### A. Patterning

Pattern definition is an important step in the circuit fabrication sequence. Conventional wet chemical etching techniques which usually results in isotropic edge profiles are not adequate for high resolution VLSI structures. Various dry etching methods, such as planar plasma etching and reactive ion etching, have been widely investigated. Whereas dry etching of silicon has been extensively studied [43], relatively little work has been reported for refractory metals and metal silicides. Most of the work on these materials is confined to fluoro-carbons, such as  $\text{CF}_4/\text{O}_2$  [21,44,45,46], and to a lesser degree,  $\text{NF}_3$  [47,48],  $\text{SF}_6$  [49], and  $\text{CCl}_4/\text{O}_2$  [37,50].

In the case of silicide etching in  $\text{CF}_4/\text{O}_2$  plasma, the basic mechanism presumed [44] to involve the reaction of the silicide with fluorine radicals resulting in the metal hexa-fluoride and  $\text{SiF}_4$ . For a  $\text{CF}_4/4\% \text{O}_2$  mixture in a barrel reactor  $\text{MoSi}_2$  etch rate of 920Å/min was measured at an RF power of 100W and 0.3 torr [44]. Under similar conditions, an etch rate selectivity of ~18 for  $\text{MoSi}_2$  over  $\text{SiO}_2$  and of ~3 for poly-Si over  $\text{MoSi}_2$  were reported [44]. An etch rate of 820Å/min was obtained for  $\text{NbSi}_2$  [15]. For  $\text{WSi}_2$  in  $\text{CF}_4/\text{O}_2$  mixtures, an etch rate ratio of 1.2-0.9 for  $\text{WSi}_2/\text{poly-Si}$  has also been measured for  $\text{O}_2$  percentage up to 10% [45]. In  $\text{NF}_3$  plasmas, the Mo and  $\text{MoSi}_2$  etch rates have been found to be generally higher than those in  $\text{CF}_4/\text{O}_2$  plasmas. Fig. 9 shows the etch rate in  $\text{NF}_3$  plasma as a function of reactor pressure at 1A of RF current.

(Figure 9)

At a pressure of 0.2 torr in a planar reactor, an etch rate of 1800 and 7850 Å/min has been reported [47] for Mo and MoSi<sub>2</sub>, respectively. Diluting NF<sub>3</sub> with inert gases, such as argon and helium, resulted in significant decrease in etch rate [48]. The etch selectivity of MoSi<sub>2</sub> over SiO<sub>2</sub>, Mo over SiO<sub>2</sub> and MoSi<sub>2</sub> over poly-Si were 4-8, 1.5-4 and 2.5-4, respectively [48]. The capability of the plasma etching process is demonstrated in the fabrication of 1 μm MoSi<sub>2</sub> lines, as shown in the SEM micrograph of Fig. 10.

(Figure 10)

Plasma etching of MoSi<sub>2</sub> in a barrel reactor with CF<sub>4</sub>/O<sub>2</sub> mixtures has resulted in an isotropic edge profile. On the other hand, a fairly anisotropic profile (vertical-to-lateral etch ratio of ~3) was measured in planar plasma etching with NF<sub>3</sub> [48]. The edge profiles of the WSi<sub>2</sub>/n+poly-Si structure have been investigated in CF<sub>4</sub>/O<sub>2</sub> mixtures in a planar reactor [45] as well as in a flexible diode reactor [46].

#### B. Oxidation

The growth of a high-quality oxide layer is an attractive aspect of the silicide-gate technology. The oxidation kinetics of several of the silicides have been studied in oxygen and steam ambients for silicide on oxide or silicon substrates. In the case of MoSi<sub>2</sub> thin films on SiO<sub>2</sub>/Si, oxidation in dry oxygen leads to the formation of SiO<sub>2</sub> and intermediate silicides (Mo<sub>5</sub>Si<sub>3</sub>, Mo<sub>3</sub>Si) [51,52]. The value of the activation energy for the linear and parabolic rate constants have been shown to be 44 and 37 Kcal/mole, respectively. Similar oxidation characteristics have been found for WSi<sub>2</sub> films sputtered from alloy targets, resulting in W<sub>5</sub>Si<sub>3</sub> and SiO<sub>2</sub> [53]. Oxidation of coevaporated WSi<sub>2</sub> films, results in free tungsten in coexistence with WSi<sub>2</sub>, but no intermediate silicide phases [54]. The difference in structure upon oxidation may be attributed to the level of impurities (cf. carbon) present in the deposited films [55].

Oxidation studies on other silicides, such as TaSi<sub>2</sub> [56-58] and TiSi<sub>2</sub> [59,60] have also been done. These silicides

have different oxidation characteristics. For  $TaSi_2$ , in dry oxygen or steam, silicon dioxide was found on surface. However, for  $TaSi_2$  on poly-Si in oxygen, only a very thin ( $\sim 70\text{\AA}$ ) layer of  $SiO_2$  (but no metal oxide) and no further oxidation were observed. On the other hand,  $TaSi_2$  can be readily oxidized in steam, resulting in a surface layer of mixed Ta-Si oxide with  $SiO_2$  underneath. The activation energy for parabolic rate constant in steam has been determined to be 32 Kcal/mole [56]. In the absence of an underlying silicon layer, steam oxidation leads to formation of mixed oxide at low temperatures ( $<1000^\circ\text{C}$ ) but only  $SiO_2$  at high temperatures [58]. A mixed Ti-Si oxide with underlying  $SiO_2$  has also been found in steam oxidation of  $TiSi_2$  on single crystalline or poly-Si [59,60]. Similar values of activation energy have been deduced.

#### C. Ion Implantation

Since the gate metal is often used as ion implantation mask during the source/drain doping, the effect of implantation of various Group III and V ions on silicide thin films needs to be investigated. The case of phosphorus implantation into  $MoSi_2$  thin films has been recently studied [19]. Structurally, implantation increases the hexagonal to tetragonal  $MoSi_2$  transition temperature. Also, possible presence of MoP was detected at high dosages. Significant redistribution of phosphorus after annealing was also observed, similar to the  $WSi_2$  case [32] but the level of contaminants (Ar, C) remained essentially the same. Isothermal and isochronal annealing have indicated a minimum temperature of  $950^\circ\text{C}$  and a maximum dose of  $2 \times 10^{16}/\text{cm}^2$  may be used without significantly increasing the sheet resistance of these silicide films.

#### D. Ion-Beam-Induced Contacts

Since the thermal formation of metal-to-silicon ohmic contacts for many of these refractory materials are not optimal [13], interface mixing for contact formation has been studied for various refractory metal/Si structures by implantation with different types of ions. Inert gases [61] and Group III or V elements [62-64] have been

17. 2100-2

explored. When Group III or V ions are used, silicide formation and contact doping can be combined in one step. In the case of Mo/Si, implantation of phosphorus or arsenic leads to the formation of hexagonal MoSi<sub>2</sub> [62-64] which is transformed to the tetragonal phase after annealing at temperatures higher than 800°C. Also, traces of MoP were found at high dosage of phosphorous [64]. Smooth surface morphology and low contact resistance are some of the attractive features of these ion-beam-induced contacts. Recently, an application of this technique has been reported in the fabrication of an Mo-gate, 4K static RAM circuit [65].

## V. DEVICES AND CIRCUIT CHARACTERISTICS

The incorporation of refractory materials in state-of-art integrated circuits requires the study of the related MOS structures and device and circuit components. In this section, we first discuss the characteristics of MOS capacitors and discrete FET's. The performance potential of refractory materials in VLSI circuits is then presented in the results from typical test vehicles. Finally, VLSI circuits implemented with this technology are reviewed and their performance described.

### A. MOS Structures

To successfully utilize these refractory metals and metal silicides in circuits, various MOS device parameters need to be determined and carefully controlled. The work functions of these materials, MOS threshold voltage and its stability, gate breakdown voltage distribution as well as device and circuit parameters are among them. Capacitance-voltage measurements on MOS capacitors have been used to determine the work functions of these refractory materials. Whereas the metal work functions have been well known and also been determined with other techniques [66], the silicide work functions have only been obtained from MOS structures recently [6,15,67,68].

For example, the flatband voltages versus oxide thickness for  $\text{NbSi}_2$  p- and n- MOS structures, as shown in Fig. 11, correspond to work function values of 4.35 and 4.53 eV, respectively.

(Figure 11)

Generally, values ranging between 3.67 and 4.25 eV have been reported for  $\text{TiSi}_2$  and  $\text{TaSi}_2$  and between 4.35-4.8 eV for  $\text{NbSi}_2$ ,  $\text{WSi}_2$ , and  $\text{MoSi}_2$ , while values between 4.02-4.63 eV for all the metals considered here. Hence, the metal and metal silicide work functions are nearly the same. Comparing these with the value (4.2 eV) for n+ poly-Si, the disilicides of niobium, tungsten and molybdenum have higher values.

Unlike doped poly-Si, these metals or metal silicides do not have a phosphorus gettering cycle in their process. Consequently, threshold voltage stability may not be realized due to contaminants within the metal or metal silicides. Phosphorus has been put into MoSi<sub>2</sub> films [69,70] to ensure threshold stability. Furthermore, surface state densities comparable to that of poly-Si have been shown for Mo-, MoSi<sub>2</sub>- and WSi<sub>2</sub>-gate devices [21,6,31], as well as for many polycide-gate devices [9,35,37].

B. Test Devices and Circuits

Several short channel refractory-gate MOSFET's have been reported [7,8,9,21,28,35,37]. For refractory metals, Mo-gate devices have been scaled down to <2μm [21,28]. Also, size effects, similar to those observed for silicon-gate devices, have also been measured in silicide- or polycide-gate MOSFET's using MoSi<sub>2</sub>, WSi<sub>2</sub>, and TiSi<sub>2</sub> [7,33,71,35,28].

An example of a short-channel, MoSi<sub>2</sub>-gate MOSFET, with dimensions of 1.7<sup>2</sup> x 1.7μm<sup>2</sup>, is shown in Fig. 12.

(Figure 12)

Generally, significant decreases in threshold voltage were found for FET's with channel lengths less than 3μm.

Threshold voltages as a function of channel length for MoSi<sub>2</sub>-gate MOSFET's are shown in Fig. 13.

(Figure 13)

Field-effect electron mobilities approaching the silicon-gate counterparts (600V/cm<sup>2</sup>-s) have also been reported [71,9,35,28]. Finally, N-channel, depletion-mode devices using WSi<sub>2</sub>-gates have also fabricated [72].

A number of refractory-gate test vehicles used to study the circuit performance have been reported. These include NMOS, CMOS/SOS and CMOS ring oscillators, and an 8K ROM [73,33,34,6]. An NMOS silicide-gate, 2-μm, 25-stage ring oscillator exhibited a minimum delay of 1ns [73] while a MoSi<sub>2</sub>/n+ poly-Si gate, 4μm CMOS/SOS ring oscillator

had a delay of 0.6 ns [33]. A micro-  
photograph of a test chip implemented  
with 3 $\mu$ m CMOS technology and polycide  
(MoSi<sub>2</sub>/n<sup>+</sup> poly Si) and MoSi<sub>2</sub> gates is  
shown in Fig. 14.

(Figure 14)

A 39-stage ring oscillator and a 1100-  
transistor block of pattern generator  
contained on the test chip showed sim-  
ilar delay of 1.2ns/stage.

Switching delays and power-delay  
products for ring oscillators implemen-  
ted with both gate technologies are  
shown as a function of power supply  
voltage in Fig. 15. The delay per  
stage as a function of power consumed  
is shown in Fig. 16. It is interesting  
to compare the performance of this cir-  
cuit with the state of the technology  
[81] in 1982 as shown in Fig. 17.

(Figure 15)

(Figure 16)

(Figure 17)

### C. VLSI Circuits

Recently, refractory gate technology,  
particularly molybdenum, has matured  
to the extent that VLSI circuits have  
been fabricated. Among the refractory  
metal gate RAM circuits reported to  
date include: 64K and 256K Mo-poly-Si  
gate dynamic RAM's [74,75,76] as well  
as 2 4K Mo-gate static RAM with novel  
buried contact techniques [77,65].  
Also, two polycide-gate memory circuits,  
a 1  $\mu$ m, 2K WSi<sub>2</sub>/n<sup>+</sup> poly-gate dynamic RAM  
[32,78] and a 64K dynamic RAM [36] using  
TaSi/n<sup>+</sup> poly-Si, have been presented.  
Furthermore, a 32-bit VLSI processor  
containing 450K transistors using poly-  
Si gates but two upper levels of tung-  
sten interconnects [79,80] have also  
been announced.

In the dynamic RAM's fabricated with Mo-  
Poly technology, molybdenum is used for  
the word line and gate electrodes for  
MOSFET's in memory cells and aluminum  
for the bit line and the column select  
line. Poly-Si is only used for gate  
electrodes for MOSFET's in peripheral  
circuits and storage capacitor elec-  
trodes. Since both the word line and  
the bit line use metals, the propaga-  
tion delay within the memory array is  
small. The 64K chip has a

die size of 3mm x 3mm and memory cell size of  $8\mu\text{m} \times 8\mu\text{m}$ . An access time of 95ns has been achieved. Scaling up the complexity to 256K increases the die size to 5.8 x 5.9 mm but the memory cell size ( $8\mu\text{m} \times 8.6\mu\text{m}$ ) and access time (100 ns) remains essentially the same. Novel buried contact schemes tried in the 4K Mo-gate RAM's are: incorporation of phosphorus during molybdenum film evaporation and its subsequent diffusion into the silicon substrate [77], and ion-beam-induced contact formation with arsenic [65] prior to Mo deposition. Small memory cells ( $21\mu\text{m} \times 34\mu\text{m}$ ) and fast access time (18ns) are the main attractive features of these RAM's.

For the polycide-gate RAM's, in the case of  $\text{WSi}_2/\text{n+poly-Si}$ , a memory cell size of  $34\mu\text{m}^2$  with 1 micron minimum feature size has been described [32, 78]. An almost order-of-magnitude improvement in wordline risetime has been achieved with the use of the polycide as the word-line material instead of poly-Si [32].

## VI. SUMMARY AND CONCLUSION

Refractory metals and related compounds have been known for some time to be compatible with MOS IC processing. Until recently, the lower sheet resistance achieved with refractory metals was outweighed by the increased process complexities and difficulties. The present drive towards one micron resolution for VLSI has resulted in renewed interests in this technology. Considerable activities have been undertaken in the understanding and development of the science and technology of refractory gate materials for VLSI. While those activities continue at present, the technology has been developed to the point where most VLSI memory and logic circuits contain refractory materials as a critical component. In this paper, we have reviewed the development of refractory gate metallization for VLSI circuits in all of its aspects: thin film material properties, gate structures, processing technology and device and circuit characteristics.

## VII. ACKNOWLEDGMENT

One of us (AJS) would like to thank the Office of Naval Research for its partial support of this work.

REFERENCES

1. F. Barson, D. Boss, J. Dinklage, and D. Seto, Electrochem Soc. Meeting, Ext. Abs., 509 (1969).
2. T. Sugano, H.-K. Chou, M. Yoshida, and T. Nishi, Japan. J. Appl. Phys., 7, 1028 (1968).
3. J. M. Shaw and J. A. Amick, RCA Rev., 31, 306 (1970).
4. C. M. Melliar-Smith, A. C. Adams, R. H. Kaiser, and R. A. Kushner, J. Electrochem. Soc., 121, 298 (1974).
5. T. T. Sheng, R. B. Marcus, F. Alexander, and W. A. Reed, Thin Solid Films, 14, 289 (1972).
6. T. Mochizuki, K. Shibata, T. Inoue, and K. Ohucki, Japan. J. Appl. Phys., 17, Supp. 17-1, 37 (1978).
7. T. P. Chow and A. J. Steckl, Appl. Phys. Lett., 36, 297 (1980).
8. B. L. Crowder and S. Zirinsky, IEEE Trans. Electron Devices, ED-26, 369 (1979).
9. H. J. Geipel, Jr., N. Hsieh, M. H. Ishaq, C. W. Koburger, and F. R. White, IEEE Trans. Electron Devices, ED-27, 1417 (1980).
10. S. P. Murarka, J. Vac. Sci. Tech., 17, 775 (1980).
11. D. E. R. Kehr, Proc. 6th Int. Conf. Chemical Vapor Deposition, edited by L. F. Donaghey and P. Rai-Choudhuoy, Electrochem. Soc., Inc., 511 (1975).
12. K. Uda, Y. Matsushita, and S. Takasu, J. Appl. Phys., 51, 1039 (1980).
13. S. Yanagisawa and T. Fukuyama, J. Electrochem. Soc., 127, 1150 (1980).
14. S. P. Murarka, M. H. Read and C. C. Chang, J. Appl. Phys., 52, 7450 (1981).

15. C. D. Rude, T. P. Chow and A. J. Steckl, J. Appl. Phys., 53, 5703 (1982).
16. S. P. Murarka and D. B. Fraser, J. Appl. Phys., 51, 1593 (1980).
17. S. P. Murarka and D. B. Fraser, J. Appl. Phys., 51, 350 (1980).
18. T. P. Chow, Doctoral Thesis, RPI (1982).
19. T. P. Chow, C. S. Grant, W. Katz, G. Gildenblat, and R. F. Reihl, to be presented in Electrochem. Soc. Spring Meeting, Montreal, Canada (1982).
20. V. S. Neshpor and G. V. Samsonov, Fiz. Tverd. Tela 2, 2202 (1960).
21. P. L. Shah, IEEE Trans. Electron ED-26, 631 (1979).
22. S. P. Murarka, D. B. Fraser, T. F. Retajczyk, Jr., and T. T. Sheng, J. Appl. Phys. 51, 5380 (1980).
23. R. F. Pinizzotto, K. L. Wang, and S. Matteson, Proc. 4th Int. Symp. on Silicon Mat. Sci. and Tech., edited by H. R. Huff and R. J. Kriegler, Electrochem. Socl., Inc., 562 (1981).
24. D. M. Brown and R. J. Connery, IEEE Trans. Electron Devices, ED-25, 1302 (1978).
25. T. Nozaki and H. Okabayashi, J. Electrochem. Soc., 128, 175 (1981).
26. T. P. Chow, D. M. Brown, A. J. Steckl, and M. Garfinkel, J. Appl. Phys., 51, 5981 (1980).
27. T. P. Chow, A. J. Steckl, and D. M. Brown, J. Appl. Phys., 52, 6331 (1981).
28. T. P. Chow, M. Ghezzi, A. J. Steckl, and D. M. Brown, Electrochem, Soc. Spring Meeting, Ext. Abs. 81-1, 738 (1981).

29. H. Okabayashi, K. Higuchi, and T. Nozaki, Electrochem. Soc. Spring Meeting, Ext. Abs. 81-1, 753 (1981).
30. S. P. Murarka, D. B. Fraser, A. K. Sinha, and H. J. Levinstein, IEEE Trans. Electron Devices, ED-27, 1409 (1980).
31. F. Mohammadi and K. C. Saraswat, J. Electrochem. Soc., 127, 450 (1980).
32. M. Y. Tsai, H. H. Chou, L. M. Ephrath, B. L. Crowder, A. Cramer, R. S. Bennett, C. J. Lucchese, and M. R. Wordeman, J. Electrochem. Soc. 128, 2207 (1980).
33. B. C. Leung and J. S. Maa, IEEE IEDM, Technical Digest, 827 (1980).
34. T. P. Chow, A. J. Steckl, and R. T. Jerdonek, IEEE Electr. Dev. Lett., EDL-3, 37 (1982).
35. A. K. Sinha, W. S. Lindenberger, D. B. Fraser, S. P. Murarka, and E. N. Fuls, IEEE Trans. Electron Devices, ED-27, 1425 (1980).
36. D. S. Yaney, T. N. Fogarty, R. A. Porter, D. B. Fraser, and S. P. Murarka, IEEE IEDM, Technical Digest, 844 (1980).
37. K. L. Wang, T. C. Holloway, R. F. Pinizzotto, Z. P. Sobczak, W. R. Hunter, and A. F. Tasch, Jr., IEEE IEDM, Technical Digest, 58 (1981).
38. W. R. Hunter, T. C. Holloway, P. K. Chatterjee, and A. F. Tasch, Jr., IEEE Electr. Dev. Lett., EDL-2, 4 (1981).
39. S. Okazaki, T. P. Chow, and A. J. Steckl, IEEE Trans. Electron Devices, ED-28, 1364 (1981).
40. S. P. Murarka and D. B. Fraser, J. Appl. Phys., 51, 342 (1980).
41. K. C. Saraswat and F. Mohammadi, Electrochem. Soc. Spring Meeting,

- 23 -
- Ext. Abs. 80-1, 419 (1980).
42. W. I. Lehrer and J. M. Pierce,  
Proc. 4th Int. Symp. on Silicon  
Mat. Sci. and Tech., edited by  
H. R. Huff and R. J. Kriegler,  
Electrochem. Soc., Inc., 588  
(1981).
43. E. Kay, J. Coburn, and A. Dilks,  
Topics in Current Chemistry,  
Vol. 94, Plasma Chemistry III,  
edited by S. Veprek and M.  
Venugopalan (Springer-Verlag),  
1 (1980).
44. T. P. Chow and A. J. Steckl,  
Appl. Phys. Lett., 37, 466 (1980).
45. F. R. White, C. W. Koburger,  
H. J. Geipel, and D. L. Harmon,  
Electrochem. Soc. Fall Meeting,  
Ext. Abs. 80-2, 854 (1980).
46. L. M. Ephrath, IEEE Trans.  
Electron Devices, ED-28, 1315  
(1981).
47. T. P. Chow and A. J. Steckl,  
IEEE IEDM, Technical Digest,  
149 (1980).
48. T. P. Chow and A. J. Steckl,  
J. Appl. Phys., 53, 5531 (1982).
49. W. Beinvoogl and B. Hasler,  
Proc. 4th Int. Symp. on Silicon  
Sci. and Tech., Electrochem  
Soc., Inc., 648 (1981).
50. K. Hirata, Y. Ozaki, M. Oda, and  
Kimizuka, IEEE Trans. Electron  
Devices, ED-28, 111 (1981).
51. T. Inoue and K. Koike, Appl. Phys.  
Lett., 33, 826 (1978).
52. T. Mochizuki and M. Kashiwagi,  
J. Electrochem. Soc., 127, 1128  
(1980).
53. S. Zirinsky, W. Hammer, F. d'  
Heurle, and J. Baglin, App. Phys.  
Lett., 33, 76 (1978).
54. F. Mohammadi, K. C. Saraswat, and  
J. D. Meindl, Appl. Phys. Lett.,  
35, 529 (1979).

55. J. Rouse, F. Mohammadi, C. R. Helms, and K. C. Saraswat, Appl. Phys. Lett., 37, 305 (1980).
56. S. P. Murarka, D. B. Fraser, W. S. Lindenberger, and A. K. Sinha, J. Appl. Phys., 51, 3241 (1980).
57. J. Angilello, J. E. E. Baglin, F. Cardone, J. J. Dempsey, F. M. d'Heurle, E. A. Inene, R. MacInnes C. S. Petersson, R. Savoy, A. P. Segmuller, and E. Tierney, J. Electr. Mat., 10, 59 (1981).
58. K. C. Saraswat, R. S. Nowicki, and J. F. Moulder, Electronic Materials Conference, Abstract #T-3 (1981).
59. J.-R. Chen, M.-P. Hounq, S.-K. Hsiung, and Y.-C. Liu, Appl. Phys. Lett., 37, 824 (1980).
60. J.-R. Chen, Y.-C. Liu, and S.-D. Chu, Electronic Materials Conference, Abstract #T-4 (1981).
61. B. Y. Tsaur, Z. L. Liau, J. W. Mayer, and T. T. Sheng, J. Appl. Phys., 50, 3978 (1979).
62. M. Y. Tsai, C. S. Petersson, F. M. d'Heurle, and V. Maniscalco, Appl. Phys. Lett., 37, 295 (1980).
63. F. M. d'Heurle, C. S. Petersson, and M. Y. Tsai, J. Appl. Phys., 51, 5976 (1981).
64. S. W. Chiang, T. P. Chow, R. F. Reihl, and K. L. Wang, J. Appl. Phys., 52, 4027 (1981).
65. M. Morimoto, E. Nagasawa, H. Okabayashi, and M. Kondo, IEEE IEDM, Technical Digest, 655 (1981).
66. H. B. Michaelson, J. Appl. Phys., 48, 4729 (1977).
67. K. C. Saraswat and F. Mohammadi, Electr. Dev. Lett., EDL-1, 18 (1980).
68. F. Mohammadi, Solid State Technology, 65 (1981).

69. S. Inoue, N. Toyokura, T. Nakamura, and Ishikawa, IEEE, IEDM, Technical Digest, 152 (1980).
70. \_\_\_\_\_, Proc. 4th Int. Symp. on Silicon Mat. Sci. and Tech., edited by H. R. Huff and R. J. Kriegler, Electrochem. Soc. Inc., 596 (1981).
71. T. Mochizuki, T. Tsujimaru, M. Kashiwagi, and Y. Nishi, IEEE Trans. Electron Devices, ED-27, 1431 (1980).
72. F. Mohammadi and K. C. Saraswat, IEEE Trans. Electron Devices, EDL-2, 24 (1981).
73. P. Shah, D. Laks, and A. Wilson, IEEE IEDM, Technical Digest, 465 (1979).
74. F. Yanagawa, K. Kiuchi, T. Hosoya, T. Tsuchiya, T. Amazawa, and T. Mano, IEEE Trans. Electron Devices ED-27, 1602 (1980).
75. T. Mano, K. Takeya, T. Watanabe, K. Kiuchi, T. Ogawa, and K. Hirata, IEEE J. Solid-State Circuits, SC-15, 865 (1980).
76. S. Nakajima, K. Kiuchi, K. Minegishi, T. Araki, K. Ikuta, and M. Oda, IEEE IEDM, Technical Digest, 663 (1981).
77. H. Ishikawa, M. Yamamoto, H. Tokunaga, N. Toyokura, F. Yanagawa, K. Kiuchi, and M. Kondo, IEEE Trans. Electron Devices, ED-27, 1586 (1980).
78. H. H. Chao, R. H. Dennard, M. Y. Tsai, M. R. Wordeman, and A. Cramer, ISSCC, Technical Digest, 152 (1981).
79. J. W. Beyer, L. J. Dohse, J. P. Fucetola, R. L. Kochis, C. G. Lob, G. L. Taylor, and E. R. Zeller, ISSCC, Technical Digest, 104 (1980).
80. J. M. Mikkelson, L. A. Hall, A. K. Malhotra, S. D. Seccombe, and M. S. Wilson, *ibid.*, 106 (1980).

81. R. P. Mandal, Solid State Technology, 25, 94 (1982).

shipped to the

Table 10


## LIST OF FIGURES


		Page In Which Figure Is Referred To
Fig. 1	Transmission line modeling of propagation delays for Mo, MoSi <sub>2</sub> , and doped poly-Si.	3
Fig. 2	X-ray diffraction pattern of a 3000Å-thick MoSi <sub>2</sub> film sputtered on SiO <sub>2</sub> /Si substrate, after annealing in nitrogen at 1000°C for 1 hr.	5
Fig. 3	Sheet resistivity of both molybdenum silicide thin films vs. annealing temperature.	6
Fig. 4	Schematic cross-sections of various refractory gate structures (a) Mo gate, (b) MoSi <sub>2</sub> gate, (c) MoSi <sub>2</sub> /poly-Si (polycide) gate, and (d) MoSi <sub>2</sub> /Mo ("Heart-of-Moly") gate.	7
Fig. 5	Sheet resistance of silicidized Mo films as a function of reaction time for times up to 2 min.	8
Fig. 6	Comparison of major X-ray diffraction peaks of Mo films which were silicidized at 800°C for 60 sec. at a 10% SiH <sub>4</sub> flow rate of (a) 48 and (b) 144 cm <sup>3</sup> /min.	8
Fig. 7	Schematic process procedure of direct edge-defined patterning technique.	10
Fig. 8	SEM micrograph of hyperfine structure. (a) Cross section of MoSi <sub>2</sub> line, (b) Bird's view of MoSi <sub>2</sub> line.	10
Fig. 9	Etch rates of Mo, MoSi <sub>2</sub> , doped poly-Si and SiO <sub>2</sub> are shown as a function of reactor pressure at 1A in 100% NF <sub>3</sub> .	11


		<u>Page In Which Figure Is Referred To</u>
Fig. 10	SEM cross-sectional view of a $1\mu\text{m}$ $\text{MoSi}_2$ line which was etched in 100% $\text{NF}_3$ at 1A and 100mTorr. The $1\mu\text{m}$ -thick positive photoresist that was used as mask has not yet been removed. The $3000\text{\AA}$ -thick silicide film was deposited on oxidized silicon substrate.	12
Fig. 11	Flatband voltage as a function of oxide thickness for n- and p-channel $\text{NbSi}_2$ -gate MOS capacitors.	15
Fig. 12	SEM microphotograph of a $\text{MoSi}_2$ -gate MOSFET with $2\mu\text{m}$ channel length and width. Tilt angle is $50^\circ$ .	16
Fig. 13	Threshold voltage of silicide-gate MOSFET's as a function of channel length.	16
Fig. 14	Microphotograph of test chip implemented with $3\mu\text{m}$ CMOS technology and polycide ( $\text{MoSi}_2/\text{n}^+$ polySi) and $\text{MoSi}_2$ gates.	17
Fig. 15	Switching delay and power-delay product as a function of power supply voltage for both silicide- and polycide-gate ring oscillators.	17
Fig. 16	Power-delay product curves for both $\text{MoSi}_2$ - and $\text{MoSi}_2/\text{n}^+$ poly-Si-gate ring oscillators.	17
Fig. 17	Power-delay products for state-of-art integrated circuits.	17


Table I. Elements which form refractory metal silicides.

Ti	V	Cr
Zr	Nb	Mo
Hf	Ta	W












Mo GATE




MoSi<sub>2</sub> GATE





MoSi<sub>2</sub>/POLY Si GATE  
POLYCID




MoSi<sub>2</sub>/Mo GATE  
MOLY




X-RAY RELATIVE INTENSITY  
(arb. units)







(a)



(b)




(c)




(d)


1000x




1000x




# 0.1 Micrometer Lines Fabricated by Edge-Defined Lithography





40. STECKL  
Fig. 10




















POWER DISSIPATION PER GATE

PROPAGATION DELAY

4-8  
DTI