

Bolt Beranek and Newman Inc.

12



AD A 128373

Report No. 5284


Development of a Voice Funnel System

Quarterly Technical Report No. 17
1 August 1982—31 October 1982

April 1983

Prepared for:
Defense Advanced Research Projects Agency

DTIC FILE COPY



83 05 19 154

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER	2. GOVT ACCESSION NO. AD-A128373	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) Development of a Voice Funnel System Quarterly Technical Report No. 17		5. TYPE OF REPORT & PERIOD COVERED Quarterly Technical 1 Aug. - 31 Oct 1982
		6. PERFORMING ORG. REPORT NUMBER 5284
7. AUTHOR(s) R. D. Rettberg		8. CONTRACT OR GRANT NUMBER(s) MDA903-78-C-0356
9. PERFORMING ORGANIZATION NAME AND ADDRESS Bolt Beranek and Newman Inc. 10 Moulton Street Cambridge, MA 02238		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS ARPA Order No. 3653
11. CONTROLLING OFFICE NAME AND ADDRESS DARPA 1400 Wilson Boulevard Arlington, VA 22209		12. REPORT DATE April 1983
		13. NUMBER OF PAGES 20
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)		15. SECURITY CLASS. (of this report) UNCLASSIFIED
		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report) Distribution Unlimited		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report) MAY 20 1983		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Voice Funnel, Digitized Speech, Packet Switching, Butterfly Switch, Multiprocessor		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) This quarterly Technical Report covers work performed during the period noted on the development of a high-speed interface, called a Voice Funnel, between digitized speech streams and a packet-switching communications network. p1		

DD FORM 1 JAN 75 1473


EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)



UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

Report No. 5284

Bolt Beranek and Newman Inc.

DEVELOPMENT OF A VOICE FUNNEL SYSTEM

QUARTERLY TECHNICAL REPORT NO. 17
1 August 1982 to 31 October 1982

April 1983

This research was sponsored by the
Defense Advanced Research Projects
Agency under ARPA Order No.: 3653
Contract No.: MDA903-78-C-0356
Monitored by DARPA/IPTO
Effective date of contract: 1 September 1978
Contract expiration date: 30 April 1983
Principal investigator: R. D. Rettberg

Prepared for:

Dr. Robert E. Kahn, Director
Defense Advanced Research Projects Agency
Information Processing Techniques Office
1400 Wilson Boulevard
Arlington, VA 22209

The views and conclusions contained in this document are those of the author and should not be interpreted as necessarily representing the official policies, either express or implied, of the Defense Advanced Research Projects Agency or the United States Government.

Table of Contents

1.	Introduction.....	1
2.	Processor Node.....	2
3.	Switch Node.....	10
4.	I/O Board.....	14



Accession For	
NTIS GRA&I	☒
DTIC TAB	☐
Unannounced	☐
Justification	
By	
Distribution/	
Availability Codes	
Avail and/or	
Dist	Special
A	

FIGURES

Processor Node.....	3
Block Diagram of Butterfly Processor Node.....	4
Switch Node.....	11
16-Port Butterfly Switch.....	12
I/O Board.....	15
Block Diagram of Butterfly I/O Board.....	16

1. Introduction

This Quarterly Technical Report, Number 17, describes aspects of our work performed under Contract No. MDA903-78-C-0356 during the period from 1 August 1982 to 31 October 1982. This is the seventeenth in a series of Quarterly Technical Reports on the design of a packet speech concentrator, the Voice Funnel.

One of the major activities during this quarter has been the production of hardware for four ten-processor Voice Funnel systems. In this Quarterly Technical Report, we give a physical and block-diagram-level description of the three major components of the machine: the Processor Node, the Switch Node, and the I/O Board.


2. Processor Node

The Processor Node is the primary computational component of the Butterfly Multiprocessor. It is also the only source of memory for the system. Figure 1 is a photograph of a Processor Node printed circuit board. Figure 2 is a simple block diagram of the Processor Node.


The processor of the Processor Node is an 8 MHz Motorola MC68000. Virtual addresses generated by this processor are 24 bits long, consisting of an 8-bit segment number and a 16-bit offset within the segment. All of the memory references generated by the 68000 are virtual addresses. These virtual addresses are translated into physical addresses by the Memory Management Unit.

The Memory Management Unit is a custom implementation for the Butterfly, built out of MSI components. It supplies 512 Segment Attribute Registers which provide memory relocation and protection on a segment-by-segment basis. Because there are 512 of these Registers, it is possible to have the memory management information for many processes in the Memory Management Unit at the same time. This makes process switching very rapid.

On the other side of the Memory Management Unit, the Processor Node deals in physical addresses. A physical address



Processor Node
Figure 1



Block Diagram of Butterfly Processor Node
Figure 2

specifies a Processor Node number, subspace, and location within the subspace. The possible subspaces are Local memory, remote memory, I/O, and a set of special registers for communicating with the Processor Node Controller.

The Processor Node contains an 8K byte EPROM for power-on diagnostics and a low-level debugger.

All I/O devices in a Butterfly system are attached via the I/O bus on some Processor Node; it is not possible for any device to attach directly to a switch port. Up to 4 I/O boards may be attached to a given Processor Node. In the Voice Funnel, the majority of Processor Nodes have no I/O devices attached to them.

All of the memory in a Butterfly Multiprocessor is located on Processor Nodes in the system. There are no bulk or common memory subsystems. However, each Processor Node can access the memory on other nodes (subject to memory protection in effect at the time). Hence, all of the memory in the machine is common memory. The current version of the Processor Node has 256K bytes of semiconductor memory on board. Additional memory can be added in the form of memory daughter boards (using the memory expansion connector) up to a total of 4M bytes. The memory on the Processor Node board does not support battery backup but memory on daughter boards does.

The Switch Interface supports the transfer of requests and replies to and from the switch. It is composed of two separate finite state machines: one for output to the switch and one for input from the switch. These two data directions are also supported by independent connectors on the Processor Node board. The switch interface interacts with the rest of the Processor Node through a pair of dual ported memories. When a message is to be sent out across the switch, a parameter block is set up in the appropriate dual ported memory, and the output finite state machine is notified. When a message comes in from the switch, the input finite state machine deposits it in a dual ported memory and notifies the Processor Node Controller.

On the left-hand side of Figure 2 is the Processor Node Controller (PNC). This is a 2901-based microcoded coprocessor for the 68000. It is 16 bits wide and executes 8 million 64-bit wide microinstructions per second from a 1K word read-only microstore.

The Processor Node Controller has several functions. First, it operates the various control wires in the Processor Node that transfer data between components of the node and perform special functions. In this role, the PNC is involved in every memory reference made by the 68000. It controls the flow of the address through the Memory Management Unit, watches for reference errors, and operates the memory system.

The second function of the PNC is to operate the switch. Thus, the PNC is responsible for all interactions with the finite state machines in the Switch Interface. These interactions take many forms. The simplest occurs when the 68000 makes a reference to a word of memory on another node. In this case, the PNC notes that the reference is to remote memory, places the remote Processor Node number and memory address in a parameter block, and tells the output finite state machine to start the transaction. While the message is en route, the PNC may service I/O interrupts, or other microinterrupts, but the 68000 is held up. When the message reaches the destination Processor Node, the remote PNC makes the memory reference and sends back a reply message.

At the originating node, the reply finally returns and the value of the desired memory location is given to the 68000 as though it had been a local reference. Because the hardware is heavily overlapped, this entire remote memory reference occurs in less than 4 microseconds.

In addition to single word transfers, the PNC can be instructed to transfer blocks of memory between any two nodes in the machine. These transfers can happen at high speed, being limited only by the bandwidth of the switch (32 MHz) and the memory of the Processor Node (about 42 MHz).

Another function of the PNC is to augment the functionality of the 68000 for the multiprocessor environment. This is done by programming the PNC to perform a variety of indivisible primitive operations. For example, the PNC is able to post events without involving any system locks. The 68000 tells the PNC to post an event by writing the address of a parameter block into a special memory location that traps to the microcode. This causes the PNC to send a special message to the destination node that specifies the location of the data structure associated with the event. At the destination node, the PNC stops all other memory references and updates the event data structure. If the state of the posted process is such that it should run immediately, the destination PNC also invokes the process scheduler on that node.

Other special functions implemented by the PNC include real-time clocks, indivisible add-to-memory instructions, and dual-queue functions.

Just recently, we have coded the process scheduler in microcode to improve the performance of the machine during context swaps. This will be reported in the next Quarterly Technical Report.

Finally, as the photograph shows, the Processor Node contains an on-board switching power supply. This supply is controlled by a switch located just below the power connector.

If the power supply on the Processor Node and any attached I/O and memory boards all agree that they are supplying the correct voltages, then a green light will come on. The red light next to it is controlled by the software. It comes on at power up or on an error and is turned off when the Processor Node has passed a firmware diagnostic.


3. Switch Node

The Processor Nodes in a Butterfly Multiprocessor are interconnected by an array of Switch Nodes as shown in Figure 3. Each of the Switch Nodes is a single printed circuit board as shown in Figure 4.


A Switch Node is a four-input four-output crossbar switch. In Figure 3, each input to a Switch Node on the left-hand side of the switch is connected to the output of a Processor Node. Similarly, each output from a Switch Node on the right-hand side of the switch is connected to the input of a Processor Node. Data flows through the switch from left to right.

As shown in in the photograph, there are eight 26-pin connectors arranged in two columns. As a result, the Switch Node is a dual width card. The top four connectors (towards the left in the picture) are inputs to the Switch Node. The bottom four are outputs from the switch. It is interesting to note that the inputs to a Switch Node are identical in function. Thus when wiring a machine, there is no need to distinguish between input ports. The output ports are unique, however, in that the address of a packet determines which output port is used.

In addition to providing data routing through the switch, the Switch Node also distributes clock and system-wide reset



Switch Node
Figure 3



16-Port Butterfly Switch
Figure 4

signals to the Processor Nodes. The Switch Node uses the clock to regenerate signals passing through the switch. In the process, it delays the signal by one full clock pulse. The clock and reset signals are sent to all of the Switch Nodes by a network of clock cards.

The Switch Node has three major sections: the power supply, the logic that implements the switch functions, and a set of ECL drivers and receivers. The switch logic implements the routing, timing, and collision resolution processing needed to route packets reliably through a 4-by-4 crossbar. The power supply is similar to those used on other Butterfly boards.


The purpose of the ECL drivers and receivers is to give the Butterfly a certain degree of immunity from ground reference problems. In large machines, there may be significant distance between Switch Nodes or between Switch Nodes and Processor Nodes. In order to operate reliably at high speeds, all of the signals on switch cables are driven by differential ECL drivers and receivers.

The switch logic is currently implemented with TTL and Schottkey TTL MSI circuitry. We have made a prototype version of this circuitry in N-MOS VLSI using the DARPA MOSIS IC fabrication facility. Under the next contract, we will be developing the VLSI implementation for use in future Switch Nodes.


4. I/O Board

The I/O board that we have developed for the Voice Funnel application supports a set of four character-asynchronous I/O channels, and four high-speed synchronous I/O channels. The asynchronous channels operate at speeds up to 38.4 kilobits per second, and service the low-speed I/O requirements of the Voice Funnel, such as terminals and low-speed load devices. The synchronous channels operate at speeds up to 2 megabits per second and are used to service high-bandwidth devices such as the Lexnet Concentrator Interface and the PSAT. Figure 5 is a photograph of a printed circuit board. Figure 6 shows a simple block diagram of the Butterfly I/O board.

To meet the bandwidth requirements of the Voice Funnel application, it was necessary to implement a fairly sophisticated DMA mechanism for transferring data between the synchronous I/O channels and the main memory of the Processor Node. To support the required operations, the I/O board uses a custom bit-slice microprocessor based on the AMD2901 family of chips. The operation of this micromachine is described in Quarterly Technical Reports 7 and 10 (BBN reports 4564 and 4816). About one third of the I/O board is devoted to the Micromachine and associated hardware. The vertical edge connector near the rear of the board allows the attachment of a writable control store (WCS) which is used for microcode development and debugging. The



I/O Board
Figure 5



Block Diagram of Butterfly I/O Board
Figure 6

four-chip set that makes up the Central Processing Unit of the micromachine is located to one side of the WCS connector. The PROM, RAM, and miscellaneous support circuitry that make up the rest of the machine are spread out in front of the connector.

The second Major section of the board is the hardware that implements the individual I/O channels. Associated with each asynchronous channel is a Signetics 2661 UART and a set of EIA RS-232 drivers and receivers. In addition to transmit and receive data, the asynchronous channels support various modem control signals. All of these lines come off the board through a 34-pin header which mates to a mass terminated ribbon cable. Associated with each synchronous channel is a Signetics 2652 serial communications controller and a set of EIA RS-422 drivers and receivers. The 2652 implements much of the necessary framing for the bit level protocol used by the Butterfly. Each synchronous channel supports transmit and receive data signals, plus transmit and receive clocks. All of these lines come off the board through a 40-pin header which mates to a mass terminated ribbon cable.

Also on the Butterfly I/O board is a set of dip switches. these are used to establish the address of the board on the Butterfly I/O link (BIOlink). The legal combinations for these switches are shown in Figure 7. The designations "9N" and "10N" are the ones that are silkscreened onto the board. Switch 10N is

the one that is closest to the BIOlink connector. The numbering of the individual switches corresponds to the markings on the switches themselves. Note that only thirteen of the sixteen switches are used. Note also that there are only four legal combinations - one for each possible position on the BIOlink. Using more than the minimum number of switches avoids the need for extra decoding logic that would have impacted the bandwidth of the BIOlink.

Board Number	Switch 10N								Switch 9N							
	1	2	3	4	5	6	7	8	1	2	3	4	5	6	7	8
0	C	0	0	0	C	0	0	0	X	X	X	0	C	0	0	0
1	0	C	0	0	0	C	0	0	X	X	X	0	0	C	C	0
2	0	0	C	0	0	0	C	0	X	X	X	C	0	0	0	C
3	0	0	0	C	0	0	0	C	X	X	X	0	0	0	C	C

Butterfly I/O Board Dip Switches
Figure 7

The remainder of the logic on the board supports the Butterfly I/O link BIOlink. The BIOlink can be used to connect up to four I/O boards to a Butterfly processor node. The required signals come off the I/O board through a 50 pin connector header which mates to a mass terminated ribbon cable.

Like the Processor and Switch Nodes, the I/O board contains an on-board switching power supply. There is no mechanical switch to control this supply. Instead, it is controlled by a the Processor node to which it is attached. There is also no power indicator on the I/O board. If the I/O board power supply is not supplying the correct voltages, the power indicator light on the Processor node to which it is attached will not come on. The power connector for the I/O board is located on the same edge of the board as the I/O connectors. This allows all external connections to be made from the front of the rack.

DISTRIBUTION OF THIS REPORT

Defense Advanced Research Projects Agency

Dr. Robert E. Kahn (2)

~~Dr. Vinton Cerf (1)~~

Defense Supply Service -- Washington

Jane D. Hensley (1)

Defense Documentation Center (12)

USC/ISI

Danny Cohen

Steve Casner

MIT/Lincoln Labs

Dr. Clifford J. Weinstein (3)

SRI International

Earl Craighill (1)

Rome Air Development Center

Neil Marples - RBES (1)

Julian Gitlin - DCLD (1)

Bolt Beranek and Newman Inc.

Library

Library, Canoga Park Office (2)

S. Blumenthal

R. Bressler

R. Brooks

W. Edmond

G. Falk

J. Goodhue

S. Groff

E. Harriman

F. Heart

M. Hoffman

M. Kraley

A. Lake

W. Mann

W. Milliken

M. Nodine

R. Rettberg

P. Santos

G. Simpson

E. Starr

E. Wolf