Advanced On-Board Signal Procesor GaAs Memory.
Abstract
This report covers the first twenty-one months of the AOSP(Advanced On-Board Signal Processor) GaAs(Gallium Arsenide) Memory Program. The objective of this program is to utilize the performance advantages offered by GaAs integrated circuits in the areas of radiation hardness, low power dissipation and high speed for the development of a 4K bit RAM. The DARPA process development program has complemented and provided a sound basis for the initial progress made in this RAM program. Using the existing GaAs technology as a base, the authors have initially focused their efforts on process areas unique to RAMS, on evaluation of the power concentration RAM (Random Access Memory) cell and on the design and fabrication of a 256 bit static memory chip. The development of operational 256 bit memory arrays has been used on three mask sets; namely AP1, RM2, and RM3. Mask set AP1 contained preliminary RAM cell designs for verification of design concepts and layout rules while RM2, using data obtained from AP1, focused on the design, fabrication and evaluation of 256 bit RAMs. The RM3 mask set was used to initiate the processing of 3 in. GaAs wafers, and at the same time to fabricate a fully functional 256 bit static RAM.
Document Details
- Document Type
- Technical Report
- Publication Date
- Nov 01, 1983
- Accession Number
- ADA135465
Entities
People
- R. Vahrenkamp
- R. Zucca
- Stephanie J. Lee