

12  
2/15/85

EFFECT OF DISLOCATIONS ON GALLIUM ARSENIDE FETs

R&D Status Report No. 2 for the Period  
November 1, 1984 to February 1, 1985

Office of Naval Research/  
Defense Advanced Research Projects Agency  
Contract No. N00014-84-C-0632

D. L. Barrett, S. McGuigan, G. W. Eldridge,  
B. W. Swanson, and R. N. Thomas

February 15, 1985

AD-A152 249

DDI: FILE COPY

APR 3 1985  
A



Westinghouse R&D Center  
1310 Beulah Road  
Pittsburgh, Pennsylvania 15235

85

EFFECT OF DISLOCATIONS ON GALLIUM ARSENIDE FETs

R&D Status Report No. 2 for the Period  
November 1, 1984 to February 1, 1985

Office of Naval Research/  
Defense Advanced Research Projects Agency  
Contract No. N00014-84-C-0632

D. L. Barrett, S. McGuigan, G. W. Eldridge,  
B. W. Swanson, and R. N. Thomas

February 15, 1985

For	<input checked="" type="checkbox"/>
SI	<input type="checkbox"/>
ed	<input type="checkbox"/>
ication	<input type="checkbox"/>
Distribution/	
Availability Codes	
at	Avail and/or Special
A-1	



Westinghouse R&D Center  
1310 Beulah Road  
Pittsburgh, Pennsylvania 15235

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM	
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER	
4. TITLE (and Subtitle) EFFECT OF DISLOCATIONS ON GALLIUM ARSENIDE FETs R&D Status Report No. 2		5. TYPE OF REPORT & PERIOD COVERED Nov. 1 to Feb. 1, 1985	
		6. PERFORMING ORG. REPORT NUMBER 85-9F7-LODIS-R1	
7. AUTHOR(s) D. L. Barrett, S. McGuigan, G. W. Eldridge, B. W. Swanson, and R. N. Thomas		8. CONTRACT OR GRANT NUMBER(s) N00014-84-C-0632	
9. PERFORMING ORGANIZATION NAME AND ADDRESS Westinghouse R&D Center 1310 Beulah Road Pittsburgh, PA 15235		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS	
11. CONTROLLING OFFICE NAME AND ADDRESS Office of Naval Research Defense Advanced Research Projects Agency 800 N. Quincy St., Arlington, VA 22217		12. REPORT DATE Feb. 15, 1985	
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)		13. NUMBER OF PAGES	
		15. SECURITY CLASS. (of this report)	
		15a. DECLASSIFICATION DOWNGRADING SCHEDULE	
16. DISTRIBUTION STATEMENT (of this Report) The views and conclusions contained in this document are those of the authors and should not be interpreted as necessarily representing the official policies, either expressed or implied, of the Defense Advanced Research Projects Agency of the U.S. Government.			
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)			
18. SUPPLEMENTARY NOTES			
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) DISLOCATION. INDIUM. DOPING. GALLIUM ARSENIDE. FET. LARGE. DIAMETER. SUBSTRATES. DEVELOPMENT. CRYSTALS. THERMAL. STRESSES.			
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) Indium doping at $5 \times 10^{19} \text{ cm}^{-3}$ was found to be optimum for the growth of low-dislocation GaAs crystals, and to avoid constitutional supercooling effects. Dislocation etch pit densities of near $200 \text{ cm}^{-3}$ were measured in the central region of In-doped crystals, increasing to above $10^4 \text{ cm}^{-2}$ in the peripheral regions. Based on the concept that dislocations are generated to relieve excess thermoelastic stress, a preliminary thermal model was used to design a hot zone shield to reduce thermal gradients during growth. An optimum			

Item 20 continued:

combination of indium-doping, reduced thermal gradient growth, and appropriate growth parameters are expected to yield completely dislocation-free GaAs crystals. A FET metrology mask set has been fabricated and preliminary FET device fabrication begun, for evaluation of the effects of dislocations on FET device parameters. Twenty state-of-the-art, low-dislocation, indium-doped GaAs wafers were delivered to the contractor for DARPA-related program evaluation.

R&D STATUS REPORT NO. 2

EFFECT OF DISLOCATIONS ON GALLIUM ARSENIDE FETS

DARPA ORDER NO.: 5217

PROGRAM CODE NO.:

CONTRACTOR: Westinghouse Electric Corporation  
R&D Center, Pittsburgh, PA 15235

CONTRACT NO.: N00014-84-C-0632

CONTRACT AMOUNT: \$498,018

EFFECTIVE DATE OF CONTRACT: 8/1/84

EXPIRATION DATE OF CONTRACT: 9/30/86

PROGRAM MANAGER: R. N. Thomas  
TELEPHONE NUMBER: (412) 256-1871

PRINCIPAL INVESTIGATOR: D. L. Barrett

TELEPHONE NUMBER: (412) 256-1898

SHORT TITLE OF WORK: Dislocations in GaAs FETs

REPORTING PERIOD: 11/1/84 to 2/1/85

The views and conclusions contained in this document are those of the authors and should not be interpreted as necessarily the official policies, either expressed or implied, of the Defense Advanced Research Projects Agency or the U.S. Government.

## 1. TECHNICAL PROGRESS

During the second quarter of this program, we have directed our efforts toward:

- i) optimization of indium doping in 50-mm diameter crystals,
- ii) preparation of indium-doped polished wafers,
- iii) evaluation of dislocation reduction and electrical characteristics in In-doped wafers,
- iv) fabrication of FET metrology mask sets.

Several areas have been studied in our efforts to develop dislocation-free 50-mm diameter In-doped GaAs with the following results:

- An indium concentration of  $5 \times 10^{19} \text{ cm}^{-3}$  is required to obtain etch pit densities of  $200 \text{ cm}^{-2}$  or less in the central regions of the 40-mm diameter grown crystals.
- The onset of constitutional supercooling in 50-mm diameter crystals grown from 1 atomic % In-doped melts was observed to occur at approximately  $g = 0.7$  (where  $g$  = fraction of melt solidified), with crystal growth rates of 9 mm per hour. Calculations indicate that reducing the growth rate from 9 mm to 3 mm per hour will delay the onset of constitutional supercooling until 90% of the melt has been solidified. This effect will be explored during this next quarter by gradually decreasing the growth rate as the crystal is pulled to avoid growth instabilities.
- Etch pit densities of near  $10^4 \text{ cm}^{-2}$  are observed in the peripheral region of grown crystals. Increasing the indium

content to  $>10^{20} \text{ cm}^{-3}$  to eliminate these peripheral dislocations results in the onset of constitutional supercooling effects. Consequently, we will explore reduced thermal gradient growth to reduce excess peripheral stresses with the resulting generation of dislocations; however, a trade-off is anticipated since reduced gradients will cause the onset of constitutional supercooling at lower indium concentrations.

- Thermal heat-transfer modeling shows that an increase in boron oxide thickness from 2 cm to 10 cm reduces the temperature gradient in the encapsulant from  $120^{\circ}\text{C}/\text{cm}$  to  $30^{\circ}\text{C}/\text{cm}$ , and will reduce the excess shear stress by a factor of four. In a growth experiment, a temperature gradient of  $60^{\circ}\text{C}/\text{cm}$  was measured in a 6-cm  $\text{B}_2\text{O}_3$  layer, in qualitative agreement with the calculation. However, attempts to grow crystals from both a 6-cm encapsulated melt and a 4-cm encapsulated melt were not successful because of twin formation. A modification of our crystal growth parameters will be necessary to achieve twin-free crystals from melts with thick encapsulant layers.
- Preliminary modeling of conduction, convection, and radiative heat transfer in the LEC puller shows upper radiation shielding as well as thick  $\text{B}_2\text{O}_3$  layers to be the most influential factor in reducing thermal gradients in the encapsulant. As a result of these calculations, design criteria for a double-shell radiation shield were established, and this shield is currently being fabricated.
- Annealing indium-doped crystals at  $980^{\circ}\text{C}$  for 18 hours has been found to relieve grown-in stress, with the result that crystal cracking is virtually eliminated and yields of

polished wafers were improved significantly. Improved uniformity was also observed in radial resistivity and mobility profiles as a result of this whole crystal-annealing process.

- Electrical evaluation of In-doped GaAs grown from stoichiometric to slightly As-rich melts show high, thermally stable resistivities and electron mobilities typically  $5000 \text{ cm}^2/\text{Vsec}$  or better, with exceptional radial uniformity ( $\pm 7\%$  across wafer diameters).
- The FET metrology DSW mask set has been fabricated, and preliminary device fabrication on 50-mm indium-doped and 75-mm undoped wafers is in progress. This mask design consists of seven levels: alignment marks,  $n^+$  implant, n-channel implant, ohmic contact, gate contact, isolation implant, and passivation access.
- One quarter of the mask field is devoted to conventional FETs ( $1.2 \text{ }\mu\text{m}$  gate on  $7 \text{ }\mu\text{m}$  source-drain spacings) laid out on three spacing centers to evaluate uniformity and correlation with dislocation position. A second quarter is devoted to process verification structures. Both gradients are rotated by  $90^\circ$  to complete the mask field and to permit correlation of FET characteristics with growth striations and residual slip planes.
- Implant qualification and characterization of In-doped wafers is in process using standard contact photolithographic techniques. The relative merits of transient and capped annealing techniques are also under evaluation using low-dislocation indium-doped GaAs substrate wafers to optimize implant technology. The flatness of presently polished wafer

substrates is more than sufficient to meet projection printing autofocus requirements.

Two crystals grown from 1 atomic % indium-doped melts have been characterized and processed into polished wafers for FET characterization and material evaluations. Indium-doped GaAs wafers have been supplied to several DARPA contractors for evaluation, and 20 wafers have been supplied to the scientific officer as part of contract-required delivery. Table 1 lists pertinent crystal and wafer evaluations. The etch pit density profiles are different in the two crystals even though the indium content in both is nearly identical. Crystal BN109 has center etch-pit densities near  $200 \text{ cm}^{-2}$ , while the center region in crystal BN108 has a density near  $10^4 \text{ cm}^{-2}$ . This result cannot be accounted for by seed-generated dislocations. Additional studies are required to describe a mechanism for this difference in dislocation density.

TABLE 1

## In-DOPED GaAs CRYSTAL AND WAFER EVALUATIONS

Boule	BN108	BN109
Dia. (mm)	53 ± 2	54 ± 2
Ground and Flat	50.8	No
Wafer		
Orientation	<100> 2° off	<100> approx.
Diameter (mm)	50.5 (edge rounded)	49.3 - 0.6 (edge ground)
Thickness (mm)	0.55 ± .02	0.55 ± .02
Polish (NaOCl)	Double-side	Double-side
Wafer Delivery	64-65-66-67-68 69-70-71-72-74	60-66-67-68-69 70-71-72-73-74
Calc. In Content (cm <sup>-3</sup> ) (Keff = 0.1)	6 × 10 <sup>19</sup>	8 × 10 <sup>19</sup>
EPD (cm <sup>-2</sup> )	Wafer No. 110	Wafer No. 61
Center	13,000	220
r/2	7,300	1,200
Edge	72,000	28,000
Sheet Resistance (ohm/square) (As grown)	4 × 10 <sup>9</sup>	1 × 10 <sup>9</sup>
Mobility (cm <sup>2</sup> /Vs) (as grown)	3400 seed 5900 tang	7000 seed 5600 tang
Sheet Resistance (ohm/square) Annealed	> 1 × 10 <sup>8</sup>	> 1 × 10 <sup>8</sup>

2. KEY PERSONNEL

No change in key personnel associated with the contract has occurred during the reporting period.

3. SPECIAL EVENTS

None.

4. PROBLEM ENCOUNTERED AND/OR ANTICIPATED

No deviation from the original planned effort to achieve the end objectives of the contract is anticipated at present.

5. ACTION REQUIRED BY THE GOVERNMENT

No action is required by the Government at this time.

6. FISCAL STATUS (as of 1/31/85)

1. Amount currently provided on contract:	\$130,018
2. Expenditures and commitments to date:	\$135,370
3. Funds required to complete work:	\$498,018

DSO TECHNICAL REPORTS  
Distribution List  
GaAs TECHNOLOGY

Dr. Richard W. Griffith  
US Army Research Office  
P. O. Box 12211  
Triangle Park, NC 27709

Mr. Sven A. Roosild  
DARPA/DSO  
1400 Wilson Boulevard Research  
Arlington, VA 22209

Dr. William Lindley  
MIT Lincoln Laboratory  
Lexington, MA 02173

Dr. James Degenford  
Westinghouse Electric  
MS 3173  
P. O. Box 1521  
Baltimore, MD 21203

Dr. John M. Hurrell  
MS M2/24U  
Electronic Research Lab  
The Aerospace Corporation  
P.O. Box 92957  
Los Angeles, CA 90009

Dr. Martin Buehler  
Jet Propulsion Lab  
MS 198-226  
4800 Oak Grove Drive  
Pasadena, CA 91109

Mr. Ricardo Zucca  
Rockwell International/MRDC  
P. O. Box 1085  
Thousand Oaks, CA 91360

Mr. Gordon Rabanus  
AFWAL/AADE  
Wright-Patterson AFB, OH 45433

Mr. Edward A. Palo  
The MITRE Corporation  
P. O. Box 208  
Bedford, MA 01730

Dr. Rainer Zuleeg  
McDonnell Douglas Astronautics Co.  
5301 Bolsa Avenue  
Huntington Beach, CA 92647

Dr. James D. Murphy  
Attn: ORD  
P. O. Box 1925  
Washington, DC 20013

Dr. Harvey Nathanson  
Westinghouse R&D Center  
1310 Beulah Road  
Pittsburg, PA 15235

Mr. William Manzanares  
Attn: ORD  
P. O. Box 1925  
Washington, DC 20013

Professor Greg Stillman  
University of Illinois  
155 Electrical Engineering Bldg.  
1406 West Green Street  
Urbana, IL 61801

Mr. Kenneth Sleger  
Naval Research Laboratory  
Code 6811  
Washington, DC 20375

Dr. Ken Galloway  
National Bureau of Standards  
Building 225, Room B352  
Washington, DC 20234

Mr. Robert Bierig  
Raytheon Company  
Research Division  
131 Spring Street  
Lexington, MA 02173

Dr. Paul Greiling  
Hughes Research Laboratory  
3011 Malibu Canyon Road  
Malibu, CA 90265

Dr. Barry K. Gilbert  
The Mayo Clinic  
200 First Street, SW  
Rochester, MN 55905

Dr. Gerald Witt  
AFOSR/NE  
Building 410  
Bolling AFB  
Washington, DC 20332

Dr. Michael Shapiro  
DoD Advisory Group on  
Electron Devices  
201 Varick Street  
11th Floor  
New York, NY 10014

Dr. Joseph A. Saloom  
MACOM, Inc.  
Corporate Components  
Technology Center  
South Avenue, Building 7  
Burlington, MA 01803

Dr. Jeff Woolhouse  
Advanced Research and Appli-  
cations Corporation  
1223 E. Arques Avenue  
Sunnyvale, CA 94086

Mr. J. P. Letellier  
Naval Electronics Systems  
Command  
Code 6142  
Washington, DC 20363

Mr. James Buss  
Naval Ocean Systems Center  
MS 7321  
271 Catalina Boulevard  
San Diego, CA 92152

Dr. Steve Swierkowski  
Electrical Engineering Laboratory  
MS L1-56  
P. O. Box 808  
Livermore, CA 94550

Dr. J. Richard Burke  
Office of Naval Technology  
800 North Quincy Street  
Arlington, VA 22217

Professor James Harris  
Stanford Electronics Laboratories  
Department of Electrical  
Engineering  
Stanford University  
Stanford, CA 94305

Professor August F. Witt  
MIT, Room 15-4134  
Department of Material Science  
and Engineering  
Cambridge, MD 02139

Dr. Brian G. Kushner  
The BDM Corporation  
7915 Jones Branch Drive  
McLean, VA 22102

Professor Jan McGill  
Mail Station 128095  
California Institute of Technology  
Pasadena, CA 91125

Mr. Charley Dace  
Ballistic Missile Defense  
Advanced Technology Center  
P.O. Box 1500  
Huntsville, AL 35807

Dr. Bobby Buchanan  
RADC-ESE  
Hanscom AFB, MA 01731

Dr. Freeman Shepherd  
RADC-ESE  
Hanscom AFB, MA 01731

Mr. Jim Kesperis  
ETDL-ERADCOM  
Mail Stop DELET-1B-S  
Fort Monmouth, NJ 07703

Mr. D. J. Connolly  
MS-54-5  
NASA Lewis  
2100 Brook Park Road  
Cleveland, OH 44135

Mr. Jack Garrett  
Materials Laboratory  
AFWAL  
Wright-Patterson AFB, OH 45433

Dr. Kenneth Davis  
Office of Naval Research  
800 North Quincy Street  
Arlington, VA 22217

Dr. Richard Eden  
GigaBit Logic, Inc.  
2640 Townsgate  
Suite 600  
P. O. Box 5083  
West Lake Village, CA 91361

Dr. Richard A. Reynolds  
Deputy Director, Defense  
Sciences Office  
Defense Advanced Research  
Projects Agency  
1400 Wilson Boulevard  
Arlington, VA 22209

Mr. Jack S. Kilby  
5924 Royal Lane  
Suite 150  
Dallas, TX 75230

Dr. William Howard  
Vice President  
Motorola Semiconductors  
Director of Technology and Planning  
Motorola Semiconductor Products  
Sector  
5005 East McDowell Road  
Phoenix, AZ 85008

W. R. Wisseman  
MS 134, Box 225936  
Texas Instruments, Inc.  
Dallas, TX 75265

Professor Eugene Haller  
Department of Material Science  
Lawrence Berkeley Laboratory  
University of California, Berkeley  
Berkeley, CA 94720