


AD-A152 466


SPEED-UP TECHNIQUES FOR COMPLEMENTARY METAL OXIDE
SEMICONDUCTOR VERY LARG. (U) AIR FORCE INST OF TECH
WRIGHT-PATTERSON AFB OH SCHOOL OF ENGI... B T KELLEY
14 DEC 84 AFIT/GE/ENG/84D-41 F/G 28/12

1/5

UNCLASSIFIED

NL





MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A

1

AD-A152 466



FOR
COMPLEMENTARY METAL OXIDE SEMICONDUCTOR
VERY LARGE SCALE INTEGRATION
THESIS
AFIT/GE/ENG/84D-41 Brian T. Kelley
Captain USAF

DISTRIBUTION STATEMENT A

Approved for public release;
Distribution Unlimited

DEPARTMENT OF THE AIR FORCE
AIR UNIVERSITY

AIR FORCE INSTITUTE OF TECHNOLOGY

Wright-Patterson Air Force Base, Ohio

85 03 13 158

DTIC FILE COPY

DTIC
ELECTE
APR 9 1985

B

AFIT/GE/ENG/84D-41

SPEED-UP TECHNIQUES
FOR
COMPLEMENTARY METAL OXIDE SEMICONDUCTOR
VERY LARGE SCALE INTEGRATION
THESIS

AFIT/GE/ENG/84D-41

Brian T. Kelley
Captain USAF

DTIC
ELECTE
APR 9 1985
B

Approved for public release; distribution unlimited.

AFIT/GE/ENG/84D-41

SPEED-UP TECHNIQUES
FOR
COMPLEMENTARY METAL OXIDE SEMICONDUCTOR
VERY LARGE SCALE INTEGRATION
THESIS

Presented to the Faculty of the school of Engineering
of the Air Force Institute of Technology
Air University
in Partial Fulfillment of the
Requirements for the Degree of
Master of Science

by
Brian T. Kelley, B.S.
Captain USAF
Graduate Electrical Engineering
December 1984

Approved for public release; distribution unlimited.

Preface

Documentation of techniques for increasing the speed of MOS circuits, evaluation of a specific technique and application of the technique to existing and newly designed CMOS/SOS circuits were performed. A 4x4 bit RAM, 2x4 decoder, two registers and read/write control logic were designed and the precharge speed-up technique was evaluated and simulated using SPICE2, to determine if it actually increased the operating speed of circuits to which it was applied. A methodology was determined for applying precharging to existing circuits through application to a previously designed portion of a CMOS/SOS ALU and to the newly designed circuit elements mentioned above. Extensive SPICE2 simulation indicated that precharging does increase circuit operating speed, but must be selectively applied.

I offer a special thanks to Major W. Sutton, my thesis advisor, for allowing me to take on this thesis project and for his overall assistance and draft reviews. My appreciation also goes to 2nd Lt. M. McConkey for his valuable assistance in understanding the SPICE2 models.



Accession For	
DTIC	☒
DTIC LAB	☐
DTIC	☐
PER CALL JC	
Distribution/	
Availability Codes	
Dist	Avail and/or Special
A-1	

Table of Contents

	<u>Page</u>
Preface.....	ii
List of Figures.....	v
List of Tables.....	xiii
List of Symbols.....	xvi
Abstract.....	xix
I. Introduction.....	I-1
A. Background.....	I-1
B. Problem Statement.....	I-6
C. Assumptions.....	I-7
D. Approach.....	I-7
E. Sequence of Presentation.....	I-8
II. CMOS Review.....	II-1
III. Circuit Delay and Timing Analysis.....	III-1
A. General Switching Circuit Timing Analysis..	III-1
1. Bipolar Transistor.....	III-1
2. MOS transistor.....	III-9
3. CMOS Timing Analysis.....	III-13
B. Propagation Delay Analysis.....	III-18
IV. Speed-Up Techniques.....	IV-1
A. Capacitor Pull-Up Circuit.....	IV-1
B. Bootstrap Pull-Up Inverter.....	IV-4
C. Precharging.....	IV-5
D. Propagation Delay Reduction.....	IV-19
E. General Remarks.....	IV-22
F. CMOS VLSI Applications.....	IV-23
1. Requirements.....	IV-23
2. Selection of Technique.....	IV-24

V.	System Design.....	V-1
A.	Introduction.....	V-1
B.	Requirements.....	V-1
C.	Circuit Selection.....	V-3
D.	Design Rules.....	V-3
E.	ALU Bitslice Modifications.....	V-3
F.	Memory/ALU Bitslice Circuit Design.....	V-7
VI.	Detailed Design and Analysis.....	VI-1
VII.	Simulation Results Analysis.....	VII-1
A.	Evaluation Criteria.....	VII-1
B.	Test Circuit Simulation.....	VII-4
C.	Memory/ALU Bitslice Circuit Element Simulation.....	VII-13
D.	ALU Bitslice Simulation.....	VII-22
E.	Results Summary.....	VII-30
VIII.	Conclusions and Recommendations.....	VIII-1
	Bibliography.....	BIB-1
Appendix A:	SPICE Data of Precharge Test Circuit.....	A-1
Appendix B:	SPICE Data of Memory/ALU Bitslice Circuit Precharged Elements.....	B-1
Appendix C:	SPICE Data of ALU Bitslice Circuit.....	C-1
Appendix D:	SPICE User Guide Addendum.....	D-1
Appendix E:	Memory/ALU Bitslice Chip Design Information.....	E-1

List of Figures

<u>Figure</u>	<u>Page</u>
II-1 CMOS Inverter.....	II-1
II-2 Transfer Characteristic.....	II-3
II-3 CMOS Nand Circuit.....	II-4
II-4 CMOS Nor Circuit.....	II-4
II-5 Loading Capacitance versus Feature Size.....	II-7
III-1 Bipolar Transistor.....	III-1
III-2a Bipolar Transistor as an Open Switch.....	III-2
III-2b Bipolar Transistor as a Closed Switch.....	III-2
III-3 Active Region Transistor Model.....	III-3
III-4 Input Waveform and Response.....	III-4
III-5 NMOS Transistor with Depletion Load.....	III-10
III-6 Turn-on and Turn-off Waveforms.....	III-12
III-7 Ratioless Capacitive Pull-up Inverter Circuit...III-19	
IV-1 Ratioless Capacitive Pull-up Inverter Circuit...IV-2	
IV-2 Bootstrap Pull-Up Circuit.....	IV-4
IV-3 Charge Pump Circuit.....	IV-9
IV-4 Read/Write Circuit.....	IV-10
IV-5 3-Transistor Memory Subsystem.....	IV-12
IV-6 Carry Chain Circuit for OM2 ALU.....	IV-13
IV-7 Domino Logic Circuit.....	IV-14
IV-8 N-type Dynamic CMOS Logic Block.....	IV-15
IV-9 Precharge Generation and Control Circuit.....	IV-17
IV-10 High-Speed Word Decoder.....	IV-17
IV-11 Sense Amplifier Circuit.....	IV-18

IV-12	Precharge Implementation Circuit.....	IV-21
IV-13	64K Dynamic RAM with Repeaters.....	IV-22
IV-14	Output Precharge Circuit Scheme.....	IV-24
IV-15	Internal Transmission Gate Precharge Scheme.....	IV-25
V-1	CMOS Transmission Gate.....	V-4
V-2	Internal Precharge Circuits.....	V-5
V-3	Output Precharge Circuit.....	V-5
V-4	Unmodified ALU Bitslice Block Diagram.....	V-6
V-5	Modified ALU Bitslice Circuit.....	V-6
V-6	System Circuit Diagram.....	V-9
V-7	Pad Layout for Chip.....	V-11
VI-1	Delay Analysis Circuit.....	VI-2
VI-2	CLL Layout of Internal Precharge Circuit.....	VI-6
VI-3	CLL Layout of Output Precharge Circuit.....	VI-7
VI-4	ALU Bitslice Schematic Diagram.....	VI-8
VI-5	ALU Bitslice CLL Layout.....	VI-8
VI-6a	Detailed Design of Modified Bitslice with Ten Nodes Precharged.....	VI-9
VI-6b	Detailed Design Schematic of Bitslice with Four Nodes Precharged.....	VI-10
VI-7	Precharged ALU Bitslice CLL Layout.....	VI-11
VI-8	A Register Schematic.....	VI-13
VI-9	CLL Layout for A Register.....	VI-14
VI-10	B Register Schematic.....	VI-15
VI-11	CLL Layout for B Register.....	VI-15
VI-12	Read/Write Controller Schematic Diagram.....	VI-16
VI-13	CLL Layout of Read/Write Controller.....	VI-17
VI-14	ALU Input Controller Schematic.....	VI-18

VI-15	ALU Input Controller CLL Layout.....	VI-19
VI-16	Six-Transistor Memory Cell.....	VI-19
VI-17	Single Bit Memory Cell CLL Layout.....	VI-20
VI-18	2x4 Decoder Schematic Diagram.....	VI-21
VI-19	CLL Layout of 2x4 Decoder.....	VI-21
VI-20	Schematic of Precharged 2x4 Decoder.....	VI-22
VI-21	2x4 Precharged Decoder Circuit.....	VI-23
VI-22	Schematic of Precharged Memory.....	VI-24
VI-23	CLL Layout of Precharged Memory.....	VI-24
VI-24	Precharged A Register Schematic.....	VI-25
VI-25	Precharged B Register Schematic.....	VI-25
VI-26	CLL Layout of Precharged A Register.....	VI-26
VI-27	CLL Layout of precharged B Register.....	VI-27
VI-28	Detailed Memory/ALU Bitslice Circuit.....	VI-28
A-1	Basic Test Cell Nodeplot.....	A-3
A-2	SPICE Waveform Plot of Basic Test Circuit with Input 010.....	A-5
A-3	SPICE Waveform Plot of Basic Test Circuit with Input 101.....	A-7
A-4	Node Plot of Test Circuit Precharged at the Nand Output.....	A-8
A-5	SPICE Waveform plot of Precharged Nand Output with Input 010.....	A-10
A-6	SPICE Waveform Plot of Precharge Nand output with Input 101.....	A-12
A-7	Node Plot of Test Circuit Precharged at First Inverter Output.....	A-13
A-8	SPICE Waveform Plot of Precharged First Inverter with Inputs 010.....	A-15
A-9	SPICE Waveform Plot of Precharged First Inverter Output with Inputs 101.....	A-17

A-10	Node Plot of Test Circuit Precharged at Second Inverter Output.....	A-18
A-11	SPICE Waveform Plot of Precharged Second Inverter with Input 010.....	A-20
A-12	SPICE Waveform Plot of Precharged Second Inverter with Input 101.....	A-22
A-13	Node Plot of Test Circuit Precharged at Nand and First Inverter Outputs.....	A-23
A-14	SPICE Waveform Plot of Precharged Nand and First Inverter with Inputs 010.....	A-25
A-15	SPICE Waveform Plot of Precharged Nand and First Inverter with Inputs 101.....	A-27
A-16	Node Plot of Precharged Nand and Second Inverter Output.....	A-28
A-17	SPICE Waveform Plot of Precharged Nand and Second Inverter with Inputs 010.....	A-30
A-18	SPICE Waveform Plot of Precharged Nand and Second Inverter with Inputs 101.....	A-32
B-1	Node Plot of Basic Decoder	B-3
B-2	SPICE Waveform Plot of Basic Decoder with Inputs 010.....	B-6
B-3	Node Plot of Decoder with Internal Nodes precharged.....	B-7
B-4	SPICE Waveform Plot of Internal Node Precharged Decoder with Inputs 010	B-9
B-5	SPICE Plot of Internal Node Precharged Decoder with Transmission Gate Widths Twice the Basic Widths.....	B-13
B-6	SPICE Plot of Internal Node Precharged Decoder with Transmission Gate Widths Three Times the Basic Widths.....	B-16
B-7	Node Plot of Decoder Precharged at External Nodes.....	B-17
B-8	SPICE Plot of Decoder Outputs Using Basic Width Transmission gates.....	B-21
B-9	SPICE Plot of Precharged Decoder Outputs Transmission Gate Widths Doubled.....	B-24

B-10	SPICE Plot of Precharged Decoder Outputs Transmission Gate Widths Tripled.....	B-27
B-11	Basic B Register Node Plot.....	B-28
B-12	SPICE Plot of Basic B Register Output.....	B-31
B-13	Precharged B Register Node Plot.....	B-32
B-14	SPICE Plot of Precharged B Register Output Using Basic Transmission Gates.....	B-36
B-15	SPICE Plot of B Register Output Using Transmission Gate Widths Twice the Basic Widths.....	B-39
B-16	SPICE Plot of Precharged B Register Output Using Transmission Gate Widths Three Times the Basic Widths.....	B-42
B-17	Basic RAM Cell Node Plot.....	B-43
B-18	SPICE Plot of RAM Cell with Input 010.....	B-45
B-19	SPICE Plot of RAM Cell with Input 101.....	B-46
B-20	Precharged RAM Cell Node Plot.....	B-47
B-21	SPICE Plot of Precharged RAM Output Using Basic Transmission Gate Widths and Input 010.....	B-49
B-22	SPICE Plot of Precharged RAM Cell Output Using Basic Transmission Gate Widths and Input 101.....	B-51
B-23	SPICE Plot of Precharged RAM Cell Output with Input 010 and Transmission Gate Widths Twice the Basic Widths.....	B-53
B-24	SPICE Plot of Precharged RAM Cell with Input 101 and Transmission Gate Widths Twice the Basic Widths.....	B-55
B-25	SPICE Plot of Precharged RAM Cell Output, with Input 010 and Transmission Gate Widths Tripled.....	B-57
B-26	SPICE Plot of Precharged RAM Cell Output, with Input 101 and transmission Gate Widths Tripled.....	B-59
C-1	Basic Section 1 CLL Plot.....	C-2

C-2	Basic Bitslice Section 1 Node Plot.....	C-2
C-3	SPICE Plot Basic Section 1 with Input 010.....	C-6
C-4	SPICE Plot Basic Section 1 with Input 101.....	C-5
C-5	CLL Plot Section 1 with Two Nodes Precharge.....	C-10
C-6	Node Plot SEction 1 With Two Nodes Precharged...	C-10
C-7	SPICE Plot Section 1 with Input 010 and Two Node Precharge Basic Gate Widths.....	C-14
C-8	SPICE PLOT Section 1 Input 101 and Two Node Precharge with Basic Gate Widths.....	C-17
C-9	SPICE PLOT Section 1 Input 010 and Two Node Precharge with Basic Widths x2.....	C-20
C-10	SPICE Plot Section 1 Input 101 Two Node Precharge with gate Widths x2.....	C-23
C-11	SPICE Plot Section 1 Input 010 Two Node Precharge with Gate Widths x3.....	C-26
C-12	SPICE Plot Section 1 Input 101 Two Node Precharge with gate Widths x3.....	C-29
C-13	CLL Plot Section 1 Four Node Precharge.....	C-30
C-14	Section 1 Four Node Precharge Node Plot.....	C-30
C-15	SPICE Plot Section 1 Input 010 Four Node Precharge with Basic Gate Widths.....	C-34
C-16	SPICE Plot Section 1 INput 101 Four Node Precharge with Basic Widths.....	C-37
C-17	SPICE Plot Section 1 Input 010 Four Node Precharge with Gate Widths x2.....	C-35
C-18	SPICE Plot Section 1 Input 101 Four Node Precharge with gate Widths x2.....	C-43
C-19	SPICE Plot Section 1 Input 010 Four Node Precharge with Widths x3.....	C-46
C-20	SPICE Plot Section 1 Input 101 Four Node Precharge with Widths x3.....	C-49
C-21	Basic Section 2 CLL Plot.....	C-50
C-22	Basic Section Node Plot.....	C-50

C-23	SPICE Plot Basic Section 2 Input 010.....	C-53
C-24	SPICE Plot Basic Section 2 Input 101.....	C-55
C-25	Section 2 One Node Precharge CLL Plot.....	C-56
C-26	Section 2 One Node Precharge Node Plot.....	C-56
C-27	SPICE Plot Section 2 Input 010 One Node Precharge with Basic Gate Widths.....	C-59
C-28	SPICE Plot Section 2 Input 101 One Node Precharge with Basic Gate Widths.....	C-61
C-29	SPICE Plot Section 2 Input 010 One Node Precharge with Widths x2.....	C-63
C-30	SPICE Plot Section 2 Input 101 One Node Precharge with Widths x2.....	C-65
C-31	SPICE Plot Section 2 Input 010 One Node Precharge with Widths x3.....	C-67
C-32	SPICE Plot Section 2 Input 101 One Node Precharge with Widths x3.....	C-69
C-33	Section 2 Precharge Two Node CLL Plot.....	C-70
C-34	Section 2 Two Node Precharge Node Plot.....	C-70
C-35	SPICE Plot Section 2 Input 010 Two Node Precharge Using Basic Widths.....	C-73
C-36	SPICE Plot Section 2 Input 101 Two Node Precharge Using Basic Widths.....	C-75
C-37	SPICE Plot Section 2 Input 010 Two Node Precharge with Widths x2.....	C-77
C-38	SPICE Plot Section 2 Input 101 Two Node Precharge with Widths x2.....	C-79
C-39	SPICE Plot Section 2 Input 010 Two Node Precharge with Widths x3.....	C-81
C-40	SPICE plot Section 2 Input 101 Two Node Precharge with Widths x3.....	C-83
C-41	Basic Section 3 CLL Plot.....	C-84
C-42	Basic Section 3 Node Plot.....	C-84
C-43	SPICE Plot Basic Section 3 Input 010.....	C-87

C-44	SPICE Plot Basic Section 3 Input 101.....	C-89
C-45	CLL Plot Section 3 One Node Precharge.....	C-90
C-46	Section 3 One Node Precharge Node Plot.....	C-90
C-47	SPICE Plot Section 3 Input 010 One Node Precharge with Basic Widths.....	C-93
C-48	SPICE Plot Section 3 Input 101 One Node Precharge with Basic Widths.....	C-95
C-49	SPICE Plot Section 3 Input 010 One Node Precharge with Widths x2.....	C-97
C-50	SPICE Plot Section 3 Input 101 One Node Precharge with Widths x2.....	C-99
C-51	SPICE Plot Section 3 Input 010 One Node Precharge with Widths x3.....	C-101
C-52	SPICE Plot Section 3 Input 101 One Node Precharge with Widths x3.....	C-103
C-53	Section 3 Four Node Precharge CLL Plot.....	C-104
C-54	Section 3 Four Node Precharge Node Plot.....	C-104
C-55	SPICE Plot Section 3 Input 010 Four Node Precharge with Basic Widths.....	C-107
C-56	SPICE Plot Section 3 Input 101 Four Node Precharge with Basic Widths.....	C-109
C-57	SPICE Plot Section 3 Input 010 Four Node Precharge with Widths x2.....	C-111
C-58	SPICE Plot Section 3 Input 101 Four Node Precharge with Widths x2.....	C-113
C-59	SPICE Plot Section 3 Input 010 Four Node Precharge with Widths x3.....	C-115
C-60	SPICE Plot Section 3 Input 101 Four Node Precharge with Widths x3.....	C-117

List of Tables

<u>Table</u>		<u>Page</u>
II-1	CMOS/SOS Versus CMOS Bulk.....	II-6
VI-1	ALU Functions.....	VI-7
VII-1	Basic Test Circuit Delays.....	VII-8
VII-2	Test Circuit Delays with Precharged Nand Output.....	VII-8
VII-3	Circuit Delays - Precharged First Inverter Output.....	VII-9
VII-4	Circuit Delays - Precharged Second Inverter Output.....	VII-10
VII-5	Circuit Delays - Precharged Nand and First Inverter Outputs.....	VII-11
VII-6	Precharged Nand and Second Inverter Output.....	VII-12
VII-7	Total Circuit Delays.....	VII-13
VII-8	Basic Decoder Delays.....	VII-15
VII-9	Precharged Decoder (Internal Node) Delays.....	VII-16
VII-10	Precharged Decoder (Output Nodes) Delays.....	VII-17
VII-11	B Register Delays.....	VII-18
VII-12	Precharged B Register Delays.....	VII-18
VII-13	Basic RAM Cell Delays.....	VII-20
VII-14	Precharged RAM Cell Delays.....	VII-21
VII-15	Section 1 Simulation Input Values.....	VII-23
VII-16	First Bitslice Section Delays.....	VII-27
VII-17	Section 2 Inputs.....	VII-27
VII-18	Second Bitslice Section Delays.....	VII-28

VII-19	Bitslice Third Section Inputs.....	VII-29
VII-20	Third Section Bitslice Delays.....	VII-30
A-1	Basic Test Cell Node Cross Reference List.....	A-3
A-2	Precharge Nand Output Only - Node Reference List.....	A-8
A-3	Precharge INV1 Output Only - Node Reference List.....	A-13
A-4	Precharge INV2 Only - Node Reference List.....	A-18
A-5	Precharge Nand and INV1 Outputs Node Cross Reference List.....	A-23
A-6	Precharge Nand and INV2 Outputs Node Reference List.....	A-28
B-1	Basic Decoder - Node Reference List.....	B-4
B-2	Precharge All Four Outputs of Decoder - Node Reference List.....	B-8
B-3	2x4 Decoder All Outputs Precharged Node List.....	B-18
B-4	Basic B Register Node List.....	B-28
B-5	Precharged B Register Node List.....	B-33
B-6	Basic RAM Cell Node List.....	B-43
B-7	Precharged RAM Cell Node List.....	B-47
C-1	Basic Bitslice Section 1 Node Reference List.....	C-3
C-2	Bitslice Section 1 Precharged at Two Nodes - Node Reference List.....	C-11
C-3	Bitslice First Section with Four Nodes Precharged - Node Reference List.....	C-31
C-4	Bitslice Basic Section 2 Node Reference List.....	C-51
C-5	Bitslice Section 2 Node Reference List - One Node Precharge.....	C-57
C-6	Bitslice Precharged Section 2 Node	

	Reference List.....	C-71
C-7	Bitslice Section 3 Node List.....	C-85
C-8	Bitslice Section 3 Node Reference List - One Node Precharge.....	C-91
C-9	Bitslice Precharged Section 3 Node Reference List.....	C-105

List of Symbols

V_{T_N}	threshold voltage for n-type transistor
V_{T_P}	threshold voltage for p-type transistor
C_{be}	base-emitter bipolar transistor capacitance
C_{bc}	base-collector bipolar transistor capacitance
R_b	bipolar transistor base resistance
	bipolar transistor barrier voltage
τ_d	time delay of bipolar transistor
β_o	large signal current gain of bipolar transistor
	corner frequency of bipolar transistor frequency response
C_D	bipolar transistor diffusion capacitance
r_{bc}	bipolar base-collector resistance
D	D factor
I_{B2}	initial base current
I_{B3}	final base current
τ_s	recombination time associated with excess charged stored on the base of a bipolar transistor
C_L	load capacitance
T_L	depletion mode transistor
T_D	pull-down transistor
τ_L	time delay of depletion mode transistor
τ_D	time delay of pull-down transistor
β_D	gain of pull-down transistor
β_L	gain of pull-up transistor
μ_n	electron mobility of n-type material

μ_p	hole mobility of p-type material
C_i	insulator capacitance
V_{ds_N}	drain-source voltage of n-type transistor
I_{ds_N}	drain-source current of n-type transistor
$V_{threshold_N}$	threshold voltage of n-type transistor
V_{gs}	gate-source voltage of n-type material
K_N	n-type transistor constant
ϵ_{ox}	permittivity of oxide layer
W	channel width
L	channel length
T_{ox}	thickness of insulating oxide
C_{eff}	effective gate capacitance
I_p	current through the P-type transistor
K_p	p-type transistor constant
$V_{threshold_P}$	threshold voltage of p-type transistor
α_N	normalized threshold voltage for n-type transistor
α_P	normalized threshold voltage for p-type transistor
T_F	signal falltime
T_R	signal risetime
ch	total driver delay
dr	elementary driver delay
C_L	load capacitance
C_G	gate capacitance of basic NMOS transistor
τ_L	load line delay
τ_i	input circuit delay
τ_D	total delay for large capacitance line drive circuits

V_{ss} substrate bias voltage
 W_{opt} optimum width of crossunder
 C_t capacitance of crossunder
 R_{xo} sheet resistance of crossunder
 R_o output impedance of line driver
 C_{xo} capacitance per unit area of crossunder

Abstract

Computer Program

Methods of increasing the operating speed of integrated circuits were investigated and a reference to speed-up techniques was generated. Precharging, a specific method, was applied to existing and newly designed CMOS/SOS circuit elements and evaluated. ^{The} SPICE₂ was used for transient signal timing analysis.

Precharging was applied to a test circuit, the first bitslice of a previously designed ALU circuit and three newly designed chip circuit elements, to determine its effect on the operating speed of each circuit. Precharge configurations of each circuit were then simulated with SPICE.

The results of this thesis research indicate that precharging can be applied to both existing and newly designed circuits, that it significantly reduces low-to-high signal transition delays, if applied correctly, and, in general, it has a detrimental effect on high-to-low signal transitions, and increases the associated delays. In addition, the effectiveness of precharging is dependent on the amount of current applied to the precharged nodes.

I. Introduction

A. Background

1. CMOS Technology

Complementary Metal Oxide Semiconductor (CMOS) technology is characterized by low power consumption and excellent noise immunity, while offering high integration density and rapid circuit switching speeds when compared to other technologies. CMOS originated due to requirements for portable/low power systems for avionics and aerospace applications. Although CMOS has a lower switching speed than some technologies, specifically NMOS and bipolar, and thus a lower maximum frequency of operation, its advantages have made it the emerging technology for both military and civilian applications for Very Large Scale Integration (VLSI).

CMOS circuit performance can be improved as smaller geometries are used. Circuit speed will be improved and power dissipation reduced. However two basic limitations exist; optical printing capabilities, since the wavelength of light provides a lower bound on the dimension sizes used, and the fabrication processes themselves which will call not only for reduced lateral dimensions, but for oxide thicknesses less than 20 nanometers. For these thinner oxides, more "pure" manufacturing elements will be required to maintain a minimum acceptable yield during the fabrication process.

When comparing integrated circuit parameters, layout

density, speed-power product and gate delay are the primary characteristics of concern to the circuit designer. A small speed-power product can result in low power dissipation and rapid circuit operation (associated with gate delay) and higher circuit densities become increasingly important as VLSI applications and requirements become more advanced.

2. Silicon-On-Sapphire (SOS)

SOS technology uses sapphire as a substrate in place of silicon in the basic MOS fabrication process. SOS has increased in popularity since it offers the highest speed power product of any silicon technology and can compete with any other silicon technology in packing density. However, the cost of the sapphire substrate has limited its use primarily to military systems where its additional advantage of low susceptibility to radiation effects is of critical importance. Optimum performance is obtained when SOS is used with CMOS devices, where power consumption is minimal and noise immunity is excellent. Speed can thus be increased since the parasitic capacitance that exists when a silicon substrate is used doesn't exist when sapphire is used. SOS processing requires only a third of the steps required for silicon substrate (bulk CMOS) and is less susceptible to mask and oxide defects.

3. Factors Influencing Circuit Operating Speed

The two factors contributing to the speed of a circuit

are: capacitance and resistance. Capacitance measures the amount of charge that must be provided to a unit of area before the voltage changes and resistance is a measure of the ease with which current can be supplied to this given area. The values of the resistance and capacitance of certain materials and circuits is dependent on both the size (length and width) of the materials used for a specific application and on the process that is used for fabrication of the circuit or chip. To increase the speed of the circuit, the resistance or capacitance (or both) must be reduced to minimize the resultant RC time constant delay. The following data reviews some of the various approaches used to affect speed changes in integrated circuits.

a. Fabrication Materials

Lower loading capacitances have been achieved using insulators such as sapphire and gallium arsenide in place of silicon for IC substrates. Use of sapphire has resulted in higher clock frequency operation in large scale integrated circuits and is believed to be based on the reduction of long interconnect capacitances in data buses and control lines. Medium scale integrated circuits using gallium arsenide substrates have shown to have overall higher switching speeds. Yuan et al [1], provided test results upon comparison of silicon to both sapphire and gallium arsenide substrates. Their studies indicated that for line widths greater than 2.5 microns, substantial

capacitance reduction could be achieved by use of sapphire and gallium arsenide substrates. Propagation over interconnect lines with greater than 2.5 micron widths have shown these positive results but little data is available on line widths below this 2.5 level.

b. Fabrication and Processing

Dennard et al [2], have accumulated data on the optimization of silicon gate MOSFETs for high performance logic applications for both room temperature and liquid nitrogen temperature operating environments. The principal factor affecting their success has been the optimization of ion-implant techniques that have been able to achieve lightly doped substrates, resulting in shallower junctions for minimizing lateral diffusion under the edge of the gate and the field oxide. Strict control of doping has permitted fine adjustment of device and field region thresholds.

New developments in lithographic and etching techniques have resulted in reduced feature size. An expected increase in speed is associated with any reduction in feature size, however this has been found to hold true for only small (low density) circuits. As the size of a circuit increases due to its complexity, the density of the chip per given unit area increases. Since feature size reduction results in less cross sectional area for line widths, hence reduced drive current capability, the effect of reducing the feature size with an increase in the density of the chip, is

expected to increase time delays. Device performance is no longer expected to be the primary source of delay since the individual transistors are expected to switch more quickly, however interconnection delays are expected to dominate the delay times. The distances that a signal will need to travel will be greatly increased relative to the feature sizes of the circuits themselves.

c. Circuit Design and Layout

From the previous information, it appears that improvements in the manufacturing processes are going to continue to have a significant effect on the performance of integrated circuits. However, circuit design methods can be a more flexible approach to increase the speed of circuits. The circuit designer can modify an existing design or incorporate specific techniques into an original design as part of a routine design procedure, to attempt to overcome or at least reduce the RC time delay within the circuit.

"Bootstrapping", "charge pumping" and "precharging" are terms used among circuit designers and rarely referred to within available design literature, to refer to circuit modifications and "hybrid" type circuits used to increase a circuit's operating speed. The distinct lack of data concerning these topics in technical publications and other literature implies a reluctance by circuit designers to disclose their personal "tricks" of the trade due to profes-

sional (competitive) as well as other reasons.

In some cases, however, even though a particular method may be frequently used and referred to by both individuals and literature, no quantitative performance data in support of this particular speed-up approach is presented or is otherwise made available. As a result, the reader is left with only the author's interpretation of the success of the method and must speculate on its applicability to other circuits.

B. Problem Statement

The purpose of this thesis is to investigate and collect data on various techniques developed and implemented to increase the operating speed of electronic circuits, and to select a specific technique and demonstrate its applicability to CMOS technology for VLSI applications by determining the extent to which the circuit speed is actually affected by the speed-up technique.

At this time, the only CMOS research performed at AFIT was performed by Capt. W. Sommars, GE-83D, in his thesis [3] which developed a CMOS/SOS cell library. Since AFIT interest is primarily in SOS technology, this thesis will involve only CMOS/SOS and will make use of the existing SOS library.

Since time will not permit fabrication of the actual chip and subsequent testing, a simulation will be performed to determine the performance of the circuitry. However, the

data package required for fabrication will be completed and sent to MOSIS. Additional thesis work can then be generated to test the chip.

This thesis is intended to provide the VLSI circuit designer with a consolidated source of information on the analysis of circuit signal delays and a reference to specific methods that may be used to increase the operating speed of circuits under design. Much of the available literature refers to and uses specific speed-up techniques, but the impact of the technique on the circuit's performance is often assumed rather than specifically evaluated. This project will also provide an evaluation of a specific technique to prove or disprove its inherent worth for application.

A secondary objective of this thesis is to actively use the CMOS/SOS library previously designed by Sommars [3] and extend the AFIT knowledge base in the CMOS/SOS area.

C. Assumptions

The following assumptions were made to limit the scope of this project:

1. The reader has an extensive understanding of the VLSI CAD tools at AFIT
2. The reader has a basic understanding of circuit theory and transient signal analysis
3. The reader is familiar with Metal Oxide

Semiconductor devices

D. Approach

The following approach was used for this thesis:

1. Evaluate transient switching as it pertains to bipolar, MOS and CMOS circuits.

2. Evaluate the existing CMOS/SOS library and become familiar with SPICE2, a circuit simulator

3. Perform a literature search for "speed-up" circuits and techniques

4. Apply precharging to the first bitslice of Sommars' CMOS/SOS ALU

5. Run a SPICE simulation on the modified bitslice and the original ALU bitslice and compare the timing results

6. Design a Memory/ALU Bitslice circuit modified ALU and apply precharging to it where possible

7. Design additional library cells as required to support the Memory/ALU Bitslice circuit design

8. Run a SPICE simulation on the Memory/ALU Bitslice circuit with and without precharging applied and compare results

9. Design chip layout

E. Sequence of Presentation

Chapter II provides a review of basic CMOS circuits.

Chapter III continues with a review of transient timing analysis for bipolar, MOS and CMOS circuits. A review of bipolar transistor timing is included to facilitate the timing review, since most practicing engineers are more familiar with timing analysis as it applies to the bipolar transistor than to the MOS transistor. Chapter IV provides data on speed-up techniques and circuits that can be applied during the design process and presents the criteria for selection of precharging as the technique evaluated during this thesis. Chapter V presents the system designs for the modified CMOS/SOS ALU Bitslice and for a Memory/ALU Bitslice circuit that demonstrates an application of the modified ALU bitslice and the use of precharging in a larger circuit. Chapter VI presents the detailed design of the circuits described in Chapter V. Chapter VII presents a comparison of the results of a SPICE2 circuit simulation on a test circuit, and the modified and unmodified ALU bitslice circuits. Chapter VIII provides this authors conclusions and recommendations for future projects.

II. CMOS Review

The following sections provide a review of basic CMOS circuits.

A. The basic CMOS element is a series combination of an N-type and a P-type metal oxide semiconductor transistor as shown below in Figure II-1.




Figure II-1. CMOS inverter.

This circuit performs a logical inversion function. A metal oxide semiconductor transistor is a device in which the current in a channel between two electrodes, referred to as the source and drain respectively, is modulated by the voltage applied to a third electrode, referred to as the gate, which is physically separated from the source and drain by an insulating material. In the N-type transistor, the majority carriers are electrons so that positive voltage on the gate will increase the conductivity of the channel. For gate voltages less than an established minimum positive threshold voltage, the channel is cut-off and no appreciable drain current flows. The operation of the P-

type transistor is similar to the N-type however, the majority carriers are holes and the operating voltages of the P-type device are negative. The threshold voltages for either type transistor can be controlled by the impurity doping level of the channel during fabrication and is therefore a design parameter of the transistor itself.

The basic operation of the circuit of Figure II-1 is as follows: if V_{in} is at 0 volts, the P-type transistor is biased on by a negative gate-to-drain voltage and the N-type transistor is cut-off by a zero gate-to-drain voltage. The output of the inverter then approaches $+V_{dd}$ (the supply voltage), since the N-type transistor causes an "open circuit" to exist between the output and ground when it is cut-off. If the input voltage is increased, the current in the N-type transistor rises and the current in the P-type transistor falls. The input voltage at which the two transistors are in the constant current region at the same time marks the active operating region of the inverter circuit. As the input voltage increases beyond this point, the output voltage falls to zero. Therefore for an input voltage at or near the value of the supply voltage, the N-type transistor will be turned on, bringing the output of the inverter to ground potential and the P-type transistor will be cut-off.

For either output state, the total current flow results from the equivalent of a cut-off transistor since either the N-type or the P-type transistor will be in cut-off

permitting near zero current flow. This is the principal advantage of using CMOS technology, since low current flow results in low power dissipation. Current flows in the CMOS circuit only during high to low or low to high transitions as the circuit passes through the active operating region of the transistors.

In order for one or the other of these transistors to be turned off when the input is either high or zero, the threshold voltages for the N-type and P-type transistors must be positive and negative respectively so both transistors must be enhancement mode types for correct circuit operation. A transfer characteristic for the basic CMOS inverter is provided in Figure II-2. Where V_{T_P} and V_{T_N} are the respective threshold voltages of the p-type and n-type materials.




Figure II-2. Transfer characteristic for CMOS transistor inverter [4].

The single CMOS inverter may be extended to provide NAND and NOR applications as illustrated in Figure II-3 and Figure II-4.




Figure II-3. CMOS NAND circuit.




Figure II-4. CMOS NOR circuit.

In the NAND configuration, when all inputs are high, all N-type transistors in series are in a conducting mode while all P-type transistors are in cut-off. The line to ground is closed and the output is low. In the NOR configuration,

if any one of the inputs is high, the output will be shorted to ground.

B. Four characteristics must be considered if a specific transistor technology is to be used for design:

1. Speed of operation
2. Power dissipation/consumption
3. Ease of designability
4. Ease of integration

CMOS dissipates very little power as already stated, but is not the fastest transistor technology. However, measures can be taken to speed up its operation. This is the primary effort of this thesis.

Ease of designability and integration then become primary driving factors in the choice of a specific technology. Conflicting opinions exist over the integration capability of CMOS circuits since proponents of other technologies contend that twice as much area is required for CMOS applications since both a P-type and N-type transistor is required to implement even the most simple inversion function, as compared to NMOS technology for instance, where a smaller transistor/load transistor pair can be used for the same function. However, Krambeck et al [5] have developed a new approach in CMOS requiring the use of only a single P-type device with multiple N-type devices in their domino logic circuit. This approach has considerably reduced

the requirement for chip area and threatens the design community's universal acceptance of the factor of two increase in chip real estate when using CMOS technology. From the data available, CMOS is on an equal ranking with other technologies as far as ease and flexibility of design are concerned. CMOS offers standard cells for design that leave the problem of compactness and density of design as a function of the state-of-art as in the case of Very Large Scale Integration (VLSI) applications, and as a function of If CMOS is selected as a transistor technology to be used for design, two basic types exist, CMOS bulk and CMOS Silicon-On-Sapphire (SOS). Table I-1 provides comparison data on the advantages and disadvantages of bulk versus SOS [1].

TABLE I-1

CMOS/SOS versus CMOS Bulk

Advantages of CMOS/SOS	Disadvantages of CMOS/SOS
Lower parasitic junction capacitance	Parasitic edge leakage
Lower power dissipation	Back channel leakage
Lower propagation delay	Floating substrate
Higher packing density	- ChargeStorageeffect
Higher packing density	
Higher punch through voltage	Reduced mobility -
Reduced junction shorts	N channel
Radiation hardened	Sapphire variability
Reduced "soft" errors	Thermal conductivity
Reduced Latch-up	Wafer Breakage -
Good scaling	Thermal shock
Tolerant to Parameter variations	Commercial viability
Simplicity of design	
Mixed technologies	

CMOS/SOS is characterized by better ease of design, better control of threshold and punchthrough voltages, radiation hardness and according to the available data has a factor of two better power dissipation and propagation delay than its bulk counterpart. The fabrication process however causes many of the problems associated with CMOS/SOS. SOS is subject to variable starting material characteristics and planar substrates during processing, floating substrate charging effects and "back-channel" leakage [1].

There is cause for concern among proponents of SOS technology when CMOS is considered for VLSI application. Present predictions and preliminary test results indicate that as feature sizes decrease below the present state-of-the-art (2 micron) that loading capacitances are expected to increase in SOS to the point where bulk and SOS become comparable in performance. Figure II-5 provides preliminary data on loading capacitance as a function of feature size for both SOS and bulk [1].




Figure II-5. Loading capacitance vs. feature size [1].

The applications of CMOS in VLSI design is an emerging field, however whether SOS or bulk technology is the most advantageous appears to be a matter of preference at this point in time since present efforts by industry seem to be making bulk and SOS technologies more comparable and the field is a competitive one.

III. Circuit Delay and Timing Analysis

The following sections provide a review of timing analysis with respect to bipolar, MOS and CMOS circuits.

For the reader who is not familiar with timing analysis for basic circuits, this chapter begins with a review of bipolar transistor timing (the most easily understood analysis) and concludes by expanding the basic bipolar concepts to MOS and CMOS devices switching theory and reviews circuit propagation delay.

There are two types of delays that must be evaluated for signals in circuits, switching delays that are characteristic of individual transistors, and propagation delays associated with the transfer of a signal over an interconnection line.

The section on NMOS circuits is intended to introduce the reader to the switching delays associated with MOS devices. A more detailed review is provided in the section on CMOS devices.

1. Bipolar Transistor

The transistor can be used to closely approximate a switch. A simple bipolar transistor is used here for the purpose of simplifying the analysis and is illustrated in Figure III-1.






Figure III-1. Bipolar transistor [6].

Figure III-2 represents the two ideal cases of transistor operation, as an ideal open switch and as an ideal closed switch.



a.



b.

Figure III-2. a. Bipolar transistor as an open switch
b. Bipolar transistor as a closed switch [6].

In Figure III-2a, when the transistor acts as an open switch, no current flows. When the transistor acts as a closed switch, shown in Figure III-2b, a high value of current flows through the transistor to ground. In Figure III-1, when the voltage on the base of the transistor is

zero, the transistor is cut-off and no current flows, similar to the ideal open switch case described above, and the output voltage approaches the supply voltage, V_{cc} . If a large enough voltage supplies enough current to the base to drive the transistor into saturation, then the transistor turns on and approximates the case of the ideal closed switch. Current flows from collector to emitter and the output voltage drops to an effective ground level. During the time that the transistor switches from cut-off to saturation, the transistor passes through its linear operating range. If high speed switching is to take place, reactive effects of the transistor in this region must be taken into consideration. Three transistor equivalent circuits are used when evaluating the switching characteristics of the transistor switch:

- a. Open switch in the cut-off region.
- b. An active region model as illustrated in Figure III-3.
- c. A closed switch in the saturation region

The open and closed switch models have already been referred to.




Figure III-3. Active region transistor model [6].

There are three factors that affect the transition switching times (from high to low or from low to high) of a transistor:

1. Depletion region capacitances causing a delay time
2. Diffusion capacitances and the Miller effect capacitances causing rise and fall times to exist
3. A storage time constant during which time excess base charge is removed before the transistor is permitted to drop from its saturation region into its active operating region

The response of a common-emitter bipolar switch to a rectangular pulse is shown in Figure III-4.




Figure III-4. Input waveform and response [6].

The waveform is composed of a delay time, a rise time, an on time, a storage time, and a fall time. The delay time is defined as the amount of time required for the waveform to rise to 10% of its peak value after the input changes. The rise time is the time taken for the waveform signal to rise from 10% to 90% of its final value. The turn-on time is the sum of the delay time and rise time. The storage time is defined as the sum of the saturation storage time and the amount of time required for the waveform to drop to 90% of its peak value after the input changes. The fall-time is the time required for the waveform to drop from 90% to 10% of its peak achieved value. The turn-off time is the sum of the storage time and the fall time.

If the input to the base of the transistor is less than the required minimum turn-on voltage of the transistor, then the circuit will be cut-off since no current will flow. If the base terminal is driven with a negative voltage, V_{off} , for a specified period of time, then it will charge the base-emitter and base-collector depletion region capacitances C_{be} and C_{bc} respectively. If the input voltage is then changed to a positive value, the voltage of the base will not be able to change immediately and will approach the turn-on voltage of the transistor at a rate controlled by the capacitance values C_{be} , C_{bc} and the base resistance R_b . The transistor will not turn on until the minimum turn-on voltage has been achieved on the base. The time lapse between the application of the positive input to

the base and the time when the transistor actually turns on is the passive delay time. As the base voltage changes, the voltage across the depletion-region capacitances changes in a non-linear manner. For high frequency transistors the depletion region capacitance is defined as the average value of capacitance determined from the total change in charge on the capacitance as the voltage varies from one value to another, divided by the total voltage change, and is approximated by the equation [6]:

$$C = \frac{1.5k}{(V' - V)} [(\phi - V')^{2/3} - (\phi - V)^{2/3}] \quad [1]$$

where ϕ is the barrier voltage, k is a constant, and V and V' are two different values of voltage. The time constant of the circuit is:

$$\tau_d = (C_{BE} + C_{BC})R_B \quad [2]$$

If the initial voltage on the base is $-V_{off}$ and must increase to V_{on} for the transistor to turn on, then the time required to reach V_{on} can be determined from a general charging equation:

$$v(t) = v_i + (v_t - v_i)(1 - e^{-t/\tau}) \quad [3]$$

where v_i is the initial voltage and v_t is the target

voltage.

The passive delay time can then be solved for:

$$V = -V_{OFF} + (V_{ON} + V_{OFF}(1 - e^{-t_d/\tau_d})) \quad [4]$$

where V_{ON} and $-V_{OFF}$ are the transistor maximum and minimum input voltages respectively as seen by the base then the passive delay is:

$$t'_d = \tau_d \ln \left[\frac{(V_{ON} + V_{OFF})}{(V_{ON} - V_{BE(ON)})} \right] \quad [5]$$

To determine the rise time of the switch, the analysis must include the transition of the waveform through the active region of operation. To accurately perform this analysis the D factor of the transistor must be used. The D factor is given by the equation:

$$D = (1 + \omega_t R_C C_{BC}) \quad [6]$$

and is a standard form for aiding in representing the total capacitance from base to emitter when a load resistance is applied to a high frequency transistor circuit and is related to the Miller effect capacitance. For more detailed information the reader is referred to Modern Electronic Circuit Design, by Comer [6].

The minimum base current required to saturate the transistor is:

$$I = \frac{V_{CC}}{\beta_o R_C} \quad [7]$$

where β_o is the large signal current gain of the transistor. If the transistor enters the active region, the collector current will achieve its final value exponentially with a time constant based on the D factor of:

$$\tau = \frac{D}{\omega_\beta} \quad [8]$$

where ω_β is the corner frequency of the transistor frequency response and is defined as:

$$\omega_\beta = \frac{1}{r_{bc} C_D} \quad (\text{beta cut-off frequency}) \quad [9]$$

where C_D is the diffusion capacitance which will vary with the emitter current and r_{bc} is the base to collector resistance.

Turn-off time analysis must consider two cases. The first case is for the fall-time associated with a nonsaturated switch when the base current is greater than or equal to zero and the second case is for a base current less than zero.

If the base current is lowered the collector current reacts to this decrease with its own exponential decrease with a time constant equal to:

$$t_{\text{OFF}} = \frac{D}{\omega_{\beta}} \quad [10]$$

as given earlier for turn-on delay analysis review.

If the input voltage changes to a negative value, the base-emitter junction will become reverse biased. However, the base voltage will not change instantaneously and a negative base current exists. The negative current will be present until the capacitance is totally discharged, corresponding to the point in time when the collector current reaches zero. The negative base current removes charge much faster and the collector current will reach a zero value much faster than in the previous case. The time required for the collector current to reach zero is the turn-off time of the transistor. The collector current can be represented by the equation:

$$I_C = I_{C2} + (\beta_o I_{B3} - I_{C2}) (1 - e^{-t\omega_{\beta}/D}) \quad [11]$$

and the turn-off time can be determined by setting I_C to zero and solving for t :

$$t = \frac{D}{\omega_B} \ln \left[1 - \frac{I_{B2}}{I_{B3}} \right] \quad [12]$$

where I_{B2} is the initial base current and I_{B3} the final value of base current.

If the base current is greater than the minimum level required to put the transistor into saturation, a decrease in the the base current will not have any noticeable effect on the collector current i.e. no instantaneous changes will try to occur. If the base current is suddenly changed from an overdrive condition to a zero value there will be a time delay associated with the recognition of the change in base current and any noticeable effect on the collector current. The time associated with this "recognition" of a change in base current is the storage delay time and is based on the gradient of minority carriers in the base region. The storage delay is determined by the equation:

$$t = \tau_s \ln \frac{(I_{B2} - I_{B3})}{(I_{B(sat)} - I_{B3})} \quad [13]$$

where τ_s is the recombination time associated with excess charge stored on the base.

Many of these delays can be controlled by the fabrication process, through manipulation of the operating parameters of the transistor.

2. MOS Transistor Timing

Consider the NMOS transistor circuit shown in Figure III-5.




Figure III-5. NMOS transistor with depletion load [7].

The time to discharge the load capacitance C_L from a high output state to a low state is smaller than the time required to charge the capacitance C_L through the depletion transistor resistance of T_L due to the low resistance of the pull-down device T_D when it is in the on state. The time to charge the load capacitance is longer than the time to discharge since the charging takes place via the high resistance pull-up transistor T_L .

The t_{off} and t_{on} times can be approximated by using the equation:

$$I_L = C_L \frac{dv_{out}}{dt} = I_{DS} \quad (+ \text{ or } -) \quad [14]$$

Time constants are defined for each of the delay times.

$$\tau_D \text{ is proportional to } \frac{C_L}{D}$$

and

$$\tau_L \text{ is proportional to } \frac{C_L}{L}$$

Where τ_L is the time required to charge the load capacitance C_L and τ_D is the time required to discharge the same load capacitance where β_D and β_L are the respective gains of the pull-down and pull-up devices. The time constant for the pull-down will be much less than the pull-up since β_D is much greater than β_L .

The gain factor (either L or D) is given by:

$$= \mu_n C_i \frac{W}{L} \quad [15]$$

where C_i is the insulator capacitance, μ_n is the electron mobility (μ_n for n-channel devices) and the hole mobility (μ_p for p-channel devices) and W and L are the dimensions of the transistor. The greater mobility of electrons than holes in silicon is one reason for the higher gain obtained for n-channel devices. The effective mobility can also be affected by temperature, electric field strength and the fabrication process used. However, the major

contributor to the gain of a transistor is the proper design of the "aspect ratio", W/L , where the gains of the transistors can be individually determined.

In Figure III-6, the input and switching waveforms for the NMOS circuit are shown. As indicated an increase in the gain of the load device would correspondingly reduce the charging time but would use more power since power dissipated by the transistor is proportional to the gain factor β .




Figure III-6. Turn-on and turn-off waveforms [7].

The transient waveforms are similar to the bipolar waveforms previously presented, however the primary difference is the lack of storage time delay in the MOS transistor. In operation a current path is established from source to drain and a voltage applied to the gate controls the source-to-drain current similar to the operation of a valve. A positive voltage applied to the gate with respect to the source, will tend to attract free electrons from the

substrate into a layer or channel adjacent to the oxide. This effect is large enough to cause the channel to have an excess of electrons. The drain-to-source voltage will then cause a considerable current to flow. The gate characteristics differ with the bipolar base characteristics and result in zero storage time for a transient signal. The other delays associated with the MOS transistor are common to the bipolar transistor. In the next section Complementary MOS (CMOS) circuits will be evaluated for their switching characteristics. This is an abbreviated, qualitative analysis of NMOS switching. A more extensive analysis is provided in the following section concerning both NMOS and PMOS devices since both are used in the complementary structure of CMOS.

3. CMOS Timing Analysis

The drain-current characteristic of an N-type transistor is a function of the drain and gate voltages:

$$I_{ds_N} = K_N [2V_{ds_N} (V_{gs_N} - V_{threshold_N}) - V_{ds_N}^2] \quad [16]$$

$$\text{for } V_{ds_N} < V_{gs_N} - V_{threshold_N}$$

$$I_{ds_N} = K_N [V_{gs_N} - V_{threshold_N}]^2 \quad [17]$$

$$\text{for } V_{ds_N} \geq V_{gs_N} - V_{threshold_N}$$

$$I_{d_N} = 0 \text{ for } V_{gs_N} \leq V_{threshold_N} \quad [18]$$

where K_N is a constant defined by:

$$K_N = \mu_N \epsilon_{ox} W / (2LT_{ox}) \quad [19]$$

where

μ_N = electron mobility

ϵ_{ox} = permittivity of the oxide layer

W = channel width

L = channel length

T_{ox} = thickness of the insulating oxide

The effective capacitance at the gate of the transistor is:

$$C_{eff} = \frac{\epsilon_{ox} (L) (W)}{T_{ox}} \quad [20]$$

Similar equations for a P-type device can be derived.

For the inverter shown in Figure II-1, the current in the P-type transistor is determined by:

$$I_p = K_p [2(V_{dd} - V_{out})(V_{dd} - V_{in} - |V_{threshold_p}|) - (V_{dd} - V_{out})^2] \quad [21]$$

for $V_{out} > V_{in} + |V_{threshold_p}|$

$$I_p = K_p [V_{dd} - V_{in} - |V_{thresold_p}|]^2 \quad [22]$$

$$\text{for } V_{out} \leq V_{in} + |V_{thresold_p}|$$

and

$$I_p = 0 \quad \text{for } V_{in} + |V_{thresold_p}| \geq V_{dd} \quad [23]$$

The switching response time of the CMOS logic circuit is determined by the amount of current that can be provided by the transistors to charge the load capacitance of the circuit at the input and the output.

If a step input signal is applied to the circuit, the output voltage can be used to solve for an approximate value of switching speed:

$$I_p = I_N + I_C \quad [24]$$

$$I_C = C_{out} \frac{dV_{out}}{dt} = I_p - I_N \quad [25]$$

and solving for t:

$$t = C_{out} \int_{V_o}^V \frac{dV_{out}}{[I_p - I_N]} = C_{out} \int_{V_o}^V \frac{dV_{out}}{I_C} \quad [26]$$

A minimum value of t is achieved if the current charging the capacitance, I_C , is made as large as possible.

Based on the inverter circuit, if V_{in} is a positive voltage equal to V_{dd} , then:

$$C_{out} \frac{dv_{out}}{dt} = -I_N \quad [27]$$

since the P-type transistor will be an "open" and will not effect the circuit. The NMOS device will be driven into saturation and I_N can be represented by:

$$I_N = K_N (V_{in} - V_{threshold_N})^2 \quad [28]$$

and

$$C_{out} \frac{dv_{out}}{dt} = -K_N (V_{in} - V_{threshold_N})^2 \quad [29]$$

since $V_{gs} = V_{in} = V_{dd}$

$$\begin{aligned} C_{out} \frac{dv_{out}}{dt} &= -K_N (V_{dd} - V_{threshold_N})^2 \\ &= -K_N V_{dd}^2 (1 - \alpha_N)^2 \end{aligned} \quad [30]$$

where $\alpha_N = \frac{V_{\text{threshold}_N}}{V_{\text{dd}}} = \frac{V_{T_N}}{V_{\text{dd}}}$ (refer to Figure II-2)

solving for $V_{\text{out}}(t)$ gives:

$$V_{\text{out}}(t) = V_{\text{dd}} \left[1 - \frac{K_N V_{\text{dd}} (1 - \alpha_N)^2}{C_{\text{out}}} t \right] \quad [31]$$

The fall time can then be calculated as [4]:

$$T_F = \tau_N \left[\frac{\alpha_N - 0.1}{(1 - \alpha_N)^2} + \frac{\tanh^{-1} \left(1 - \frac{0.1}{1 - \alpha_N} \right)}{(1 - \alpha_N)} \right] \quad [32]$$

where $\tau_N = \frac{C_{\text{out}}}{(K_N)(V_{\text{dd}})}$ and $K_N = \frac{\mu_N C_{\text{IN}}}{2L^2}$

The rise time response can be determined similarly and results in [4]:

$$T_R = \tau_P \left[\frac{\alpha_P - 0.1}{(1 - \alpha_P)^2} + \frac{\tanh^{-1} \left(1 - \frac{0.1}{1 - \alpha_P} \right)}{(1 - \alpha_P)} \right] \quad [33]$$

$$\text{where } \tau_P = \frac{C_{out}}{(K_P)(V_{dd})} \quad \text{and } K_P = \frac{\mu_P C_{IN}}{2L^2}$$

Any difference in the rise and fall times results from the difference in the mobility factors of the majority carriers in the P-type and N-type materials, the input (gate) capacitance C_{IN} , and the length of the channel of the respective transistors.

The response times of particular interest for the CMOS inverter circuit are the rise and fall times and the associated pair delay. The pair delay (for the P-type and N-type transistor pair) is approximated by [4]:

$$T = 0.9 \tau \left(\frac{1}{(1 - \alpha_N)^2} + \frac{1}{(1 - \alpha_P)^2} \right) \quad [34]$$

$$\text{where } \tau = \frac{C_{out}}{K_N V_{dd}} = \frac{2LT_{ox}C_{out}}{N W V_{dd}} = \tau_N$$

where α_N and α_P are the normalized threshold voltages for the inverter.

The pair delay is the delay that a signal experiences after it has propagated through two cascaded stages of inversion thus representing the effect of one rise-time and

one fall-time. It is measured at the 50% points of the signal waveform. This is how signals are standardized for experimental analysis. This approximation results from summing T_F and T_R while:

1. Ignoring the $\tanh$ term
2. Approximating the $\alpha - 0.1$ factor with 0.9 in the numerator of the first term

Experimental results have shown that this approximation is within 10% of the measured values [4] and depends on the response of the two stages since one delay will be determined by the N-type device and the other delay will be determined by the P-type device due to the inversion of the input signal.

B. Propagation Delay Analysis

Propagation delay is the result of transmitting signals from one part of a circuit to another or from one chip to another. This brief analysis is based upon the work of Mohsen and Mead [8].

The propagation path is modeled as a large capacitance. As such, delays are associated with the charging and discharging of this capacitive load when signals are transmitted. A driver stage (composed of a driver chain and output driver) is used at the transmitting end of the line and some form of an input (sensing) circuit

stage is used at the receiving end of the line. Figure III-7 shows the system design model:




Figure III-7. Large capacitance design model [8].

Delay times exist for the output driver and driver chain, the time required to charge the line capacitance through the output driver, and an input circuit delay. A load (line) capacitance, C_L , is driven with a signal that originates on the gate of an MOS transistor with gate capacitance C_G .

To drive a large capacitance C_L , an elementary driver circuit is used to drive increasingly larger drivers in cascade until the last (output) driver is large enough to drive the load. If the delay of the elementary driver τ_{DR} is then the delay of a driver f times as large is $f \tau_{DR}$. If N stages are used, then the total driver delay is:

$$\tau_{ch} = Nf\tau_{DR} \quad [35]$$

The output driver circuit, with input capacitance C_D , charges the capacitance of the line, C_L , with a voltage. There is a delay associated with the output driver which should be included for in the total driver delay τ_{ch} and the

capacitive load (line) delay τ_L . The input circuit detects the signal at the other end and generates an output voltage V_O . A delay τ_i exists for the input circuit.

Figure III-8 shows the relationship among the three delays considered here.




Figure III-8. Delay relationships chart for large capacitance line [8].

The total delay, τ_D , may be calculated as the sum of the driver delay, the line delay and the input circuit delay:

$$\tau_D = \tau_{ch} + \tau_L + \tau_i \quad [36]$$

IV. Speed-up Techniques

This chapter provides information on various speed-up techniques. As previously discussed, these techniques deal with methods of circuit modification that can be implemented by the circuit designer if additional speed is desired within a specific circuit being developed.

This chapter begins with a presentation of capacitor pull-up circuits as they apply to MOS circuits in general and concludes with a review of the "precharge" techniques that have been implemented by various designers. The section on precharge techniques begins with applications to NMOS circuits and concludes with CMOS based applications. The intent of this chapter is to present speed-up techniques that are presently or have been used in circuit applications, to provide reference data for the potential circuit designer.

A. MOS Capacitor Pull-Up Circuits

Simple speed-up capacitors may be used to increase the switching speed of bipolar transistors by reducing the storage time during the switching transient. However, for MOS circuits, there is no storage time delay. Alternative uses have been developed however, for adding capacitors to MOS circuits to try to increase their their operating speed through pull-up circuits.

The data available on this technique dates back to 1969 and addresses only its application to MOS circuits in

general. The circuits are "ratioless" type circuits and are based on a single phase clock. The RC time constant of the circuit will limit its operating speed. In normal ratio type circuits the DC current is limited by the use of high impedance loads. This method implements a capacitor as a load element in place of the normal load resistor to increase the speed of the circuit to the range of 5 - 10 Megahertz.

The pull-up circuit is illustrated in Figure IV-1 below [9].




Figure IV-1. Ratioless capacitive pull-up inverter circuit [9].

The characteristics of the circuit are:

- a. Operating voltage is obtained from the clock pulse
- b. MOS capacitor C4 blocks all DC current
- c. The rise time at point P1 is as fast as the clock pulse rise time due to C1-C4

capacitance division

- d. Calculations indicated that the circuit has the capability to perform at 25-30 MHz

Referring to the circuit of Figure IV-1, capacitors C1 and C2 are non-linear p-n junction capacitances associated directly with the MOS devices, C4 is the load element, C3 is the input capacitance to transistor Q3 of the next stage and C5 is the overlap capacitance of the coupling device. Q1 and Q3 are driver devices and Q2 is the coupling device.

When transistor Q1 is off, during the rise time of the clock pulse the voltage at P1 rises rapidly. The coupling device begins to conduct when the clock pulse reaches the Q2 turn-on threshold voltage. The charge stored on C1 and C2 is redistributed such that $V_1 = V_2$. During the fall time of the clock signal, V1 falls rapidly due to an appropriate C1:C4 ratio while node P2 discharges slightly through Q2 during turn-off.

If Q1 is on, then during the clock rise time the capacitive divider at P1 is in parallel with the resistance of Q1 giving V1 an exponential form. As the clock passes the threshold voltage of Q2 it turns-on putting C1 in parallel with C2 + C3. This results in a lower maximum value of V1 which decays toward zero as the clock pulse decays toward zero. The purpose of this technique is to force the circuit to operate as closely to the shape of the input clock as possible thereby reducing delays.

Measured circuit time constants were determined to be short enough for 10-20 MHz operation, somewhat less than the computer predicted operating speed.

Use of capacitors alone as load elements has not developed as a widespread technique for speeding up circuits. The primary reason being the impracticality of designing capacitors as the scale technology progressed from small, medium and large to very large scale integration. The most widely used load element at this time is the depletion-mode transistor, which provides a high load impedance. However, the parasitic capacitances internal to the load transistor do have an effect on the operating speed of the switching transistor, as discussed above.

B. Bootstrap Pull-Up Inverter

The inverter circuit shown in Figure IV-2 is useful for fast switching operations when large capacitive loads are to be driven.




Figure IV-2. Bootstrap Pull-up circuit for increased drive capability [10].

An additional transistor, T3, is coupled to the capacitance C1 to drive the load capacitance C2. During initial operation, T1 was operating in the saturation region, the driver, T2, was in the triode region, the output was at a low voltage level and a voltage of $V_{dd} - V_0$ appears across C1. As V_{in} switches to zero voltage, the output voltage increases as transistor T2 shuts off. The gate bias for T1 is then the voltage across C1.

As T2 begins to shut off due to a zero input voltage, the voltage stored across C1 remains during the switching transient. As the voltage at the output increases, the load transistor is forced into its triode operating region which causes V_0 to rapidly reach its maximum. The gate of the load transistor T1, reaches a maximum of $2V_{dd} - V_0 - V_{SS}$, where V_{SS} is the substrate bias voltage. Transistor T3 simply acts as an additional pull-up device that enhances the speed of the voltage rising from a low to a high level.

C. Precharging

The concept of precharging is based on the premise that the transition of a low level signal to a high level takes a longer period of time than the transition of a high level signal to a low level. This premise is valid assuming the discharge of the circuit occurs through a small resistance compared with the resistances encountered when the circuit is charged to a high level, creating a smaller RC time delay on discharge of the circuit. This situation

exists in the standard MOSFET circuit using a depletion mode load transistor.

The precharge concept can be effective for both switching and propagation applications. The precharging process is easily used when a two phase clock is being implemented within the designed circuit. Temporarily unused lines are precharged to a high level through the relatively low resistance of the wire. The capacitance of the wire holds the line high (similiar to the action of a pull-up transistor). This precharging is accomplished under control of phase 1 of the clock and actual circuit switching occurs during phase 2 of the clock.

In this way if the next signal on the line is high the line will already have the high level available on it and if the next signal is a low level, advantage can be taken of the more rapidly occurring transition fall-time of the line from high to low. The careful design of the circuit to synchronize the two phase clock scheme to accomplish this precharge task is critical to valid operation of the circuit. Coordination of either pulling or setting a point or line high is used to reduce the slow low to high transitions. It has applications in carry-chain circuits for ALUs and is frequently used within RAM memory cells for read operations when increased speed is desired in the slow memory access process. The precharge concept can be used selectively within a circuit to set specific lines high on the first phase of the two phase clock. Due to the

discharge times of the individual gates, the precharged line(s) will remain at the high level and trigger subsequent combinational logic to its functionally correct levels (either high or low), until the actual input signals on gates which electrically precede the precharged node propagate to the precharged lines and the gates that follow. As the input signals arrive, they can either be high and take advantage of the already high (precharged) inputs to subsequent gates and not have to suffer a gate by gate delay for each gate, or be low where the more rapid high to low transition time is the only speed-up that can occur. This is similar to the "domino" effect [4] described by Krambeck et al as the precharge is used to initialize the circuit for operation using a two phase clock. In practice, precharged lines to the same gate could, in the optimum case, propagate the correct signal level to the output of the combinational logic, occur independently of the input, and reduce the gate delay for circuits beyond the precharged node to near zero, since all the gates will be set to the correct high or low level before the actual inputs ever reach the combinational logic themselves. If high levels occur on certain lines more frequently during operation in comparison to other lines, and this can be predicted during the design process, then those lines should be precharged. The advantage of this is that this charging to a high level is automatically applied to combinational logic gates that follow the precharged layer of gates, thereby "presetting" the inputs and outputs

of the following gates so that "highs" on the "real" inputs that occur later won't have to do it and the only gate delays that will occur happen while the "real" inputs are propagating to the location of the precharged gates.

For switching applications, fabrication techniques and new materials are progressing to the point where equal rise and fall times will be achievable. Even so, this application of precharge will continue to be valuable. However, the designer should keep in mind the limitations of this application. The maximum frequency of operation of a circuit will be determined by the speed of the slowest part of the circuit. Even though some lines may be precharged, and the delays along these portions of the circuit reduced, if other parts of the circuit operate slower, i.e. a large number of "real" input lows occur, then this slower part of the circuit and its associated delays will determine the maximum frequency of operation. This effectively negates the addition of the precharging, since the remainder of the circuit must wait for the slowest part to complete its function.

A complementary alternative to the precharging concept is the selective grounding of certain lines that are expected to have a high occurrence of low signals on them. This produces the same effect as the precharge since the ground, or low signals are propagated through the combinational logic that follows the "grounding" layer and set the gates that follow to the correct level before the

actual input signals arrive. The delays associated with these following gates are again reduced/eliminated since the real input signals will not have to cause the actual switching of the gates since it will have already occurred by the grounding taking place on phase one of the two phase clock. The effective use of precharging or grounding is clearly dependent upon the individual delays of the gates being used. The precharge/ground must have time to occur (and stabilize) before the actual input signals arrive at the precharged layer of gates. Additionally, phase two of the clock, which controls when the signals are passed out of the "black box" circuit, must not occur until the actual input signals have propagated through the circuit itself. This aspect of delay reduction will continue to be a function of the individual gate delays which are controlled primarily by the fabrication techniques used. However, the use of precharge will remain as a good means for reducing the delays associated with long, high capacitance lines within circuits as well as for the selective method discussed above.

There is very little reference material on the concepts of precharging. Most of the data available deals with specific applications in which precharging was used. No established guidelines seem to exist at this time. The following information refers to specific implementations of precharge or precharge-like techniques. Although the first section below is directed at NMOS circuits, the applications

of precharge can be modified to CMOS design. A review of precharge-based circuits follows.

1. NMOS Applications

a. Charge Pumping

This charge pump technique was designed to realize the standard erase-then-write two step write operation of a memory circuit in a single step. The charge pump circuit is shown in Figure IV-3 [11]. The charge pump circuit was applied to the read/write circuit as shown in Figure IV-4. The actual operation of the circuit will not be discussed here. Any reference to actual circuit operation is only intended to aid in evaluating the operation of the precharge circuitry.




Figure IV-3. Charge pump circuit [11].




Figure IV-4. Read/Write circuit [11].

When the read operation begins, Q_{CG} , Q_{CD} , Q_E , and Q_D are turned on by the column select (CS) and the row select (RS) respectively. The data is stored on Q_M and is provided at point B for output. If Q_M is ON originally, then node B is low and node A is high after the read operation. The charge pump circuit pulls the level of node A to the value of V_{dd} and since the path to ground through point B is still closed, point B will remain low. After a short time Q_M will invert its state due to tunneling and node B will be pulled high by the charge pump circuit. Therefore by applying CL to the charge pump circuit, the state of Q_M can be inverted. The simultaneous occurrence of Q_M driven to a high or a low, and node B driven to the inverse of the signal stored on the gate of Q_M , turns the normal two step erase-then-write process into a single step.

Although referred to as "charge pumping" this circuit performs a simple precharge function on the memory cell. When the clock pulse occurs, the state of the transistor Q_M will determine if the node A will be charged to a high level and whether or not node B will be high or low.

b. NMOS Dynamic RAM Cell

Newkirk and Matthews [12] implement precharging when their dynamic RAM cell is used in a 3 transistor memory subsystem, with an interface and address cell. The interface cell is precharged during ϕ_{11} , the first clock pulse of a two-phased clock. If sense (read) is high then $ExtIO$ will be high due to the precharge unless a stored

"high" discharges the precharge. If drive (write) is high, then the input value on ExtIO to be written to the memory cell will determine if the precharged line is grounded (value on ExtIO is high) or if it stays at a high level (ExtIO is low). Figure IV-5 shows a diagram of the memory subsystem.




Figure IV-5. 3-transistor Memory Subsystem [12].

In this implementaion, the precharge scheme was used to facilitate the reading and writing of data to the memory cell. An underlying benefit of using the precharge is an increase in the speed of the read and write operations of the cell. Memories are inherently slow in this regard and precharging is an excellent way to shorten the memory access cycle.

c. CalTech OM2 Arithmetic Logic Unit (ALU)

Mead and Conway [13] provide a review of their "Our Machine" (OM) Project at Caltech and emphasize the system requirement for a high performance carry chain within the ALU since they felt the carry chain would have the most limiting effect on the performance of the system. They implemented a Manchester-type carry chain, and since it had a limited capability to propagate high signals, they took advantage of a null period experienced in the processing cycle of the op-code of the computer. They decided to precharge the data paths of the carry chain, to reduce the requirement for high-level signal propagation through relatively slow pass transistors. The carry-out line was precharged and the actual data being supplied to the carry-out line determined if the carry-out line would be shorted to ground or not. Figure IV-6 shows the carry chain circuit for the ALU.




Figure IV-6. Carry chain circuit for OM2 ALU [13].

2. CMOS Applications

a. Domino Logic Circuit

Krambeck et al [5] apply the concept of pre-charging in their design of a CMOS domino circuit. They employ a precharge signal that is used to turn on all the gates in a circuit at one time thereby reducing the requirement for complex timing schemes and reportedly taking advantage of the inherent speed of the CMOS gates. Specific application of their domino circuit to an 8-bit ALU has indicated through simulation to be one and a half to two times as fast as traditional circuits performing similar functions. The domino circuit is shown in Figure IV-7. The values of the inputs (I1 - I5) to the transistors determine the output of the domino circuit cell after the precharge. Individual dynamic cells are isolated from each other by

inverter stages.




Figure IV-7. Domino logic circuit [5].

In addition to increasing circuit speed, Krambeck's circuit has eliminated the internal clock race condition by placing the inverter after each logic block for isolation. During the precharge phase, the outputs of all the inverters are driven to a low level by the precharged node and therefore all n-type transistors driven by these inputs are turned off. During phase two of the clock, any internal clock delays cannot incorrectly discharge the storage nodes since the path to ground through the n-type transistors is open. All internal nodes can make at most one transition until the next precharge, therefore a stable propagation state exists. Since this process is similar to the falling of dominos as the signal passes from block to block, this name was applied to the design.

b. Domino Logic Modification

Gonsalves and Man [1] describe a dynamic CMOS

technique making use of the domino circuit previously described. The redundancy of information characteristic of CMOS, low power dissipation and lower capacitances, thus higher speeds, can be achieved if the n-type dynamic CMOS logic block shown in Figure IV-8 is used in lieu of standard CMOS circuitry. Silicon area is also reduced since only N n-type devices are used and 2 p-type devices (total N+2 devices) are used instead of N p-type and N n-type devices as in standard CMOS.




Figure IV-8. n-type dynamic CMOS logic block [14].

The inherent deficiencies of Krambeck's design are determined as:

1. The combination of the dynamic block and inverter results in inverted signals which decreases logic design flexibility
2. The clock race problem is just controlled, it is not overcome

These deficiencies are resolved by a specific "No Race" (NORA) [1] design approach. However, the precharge scheme

is treated in the same manner as implemented by Krambeck. The primary difference between the two approaches is Krambeck's use of inverters for isolation versus Gonsalves use of latch stages to store information in successive stages, his addition of p-type dynamic blocks as well as the n-type domino logic cell used by Krambeck and a subsequent emphasis on pipelining of data within circuits.

3. High Speed Precharge Circuit

Stewart and Plus have integrated precharging to provide a high performance, high speed EEPROM [15]. The precharge generation circuit is shown in Figure IV-9. The precharge signal generated in the precharge and control circuit is used to switch on the decoders and sense amplifiers following changes in the memory address inputs.

A high speed parallel decoder and sense amplifier circuit which detect small voltage changes on the lines as data is read out of the memory cells. The actual operation of the circuitry will not be discussed. This circuit simply demonstrates another application of precharging used to drive other circuits.

The parallel decoder is shown in Figure IV-10 and the sense amplifier circuit in Figure IV-11.



Precharge Node



designing for minimum propagation delay: avoid dominating the chip area with wiring interconnections.

a. Cross Under Effect

In addition, Anami et al [17] have recommended an approach for reducing the "crossunder effect" and its associated delay due to the parasitic effect of the resulting resistance. The designer should avoid crossunders in the critical signal paths of the circuit. The aspect ratio can be minimized however to reduce any loss in speed and the optimum width of the crossunder can be expressed by:

$$W_{opt} = [(C_t R_{xo}) / (R_o C_{xo})]^{1/2} \quad [1]$$

where R_o is the output impedance of the line driver driving the crossunder line, C_t is the capacitance following the crossunder, C_{xo} is the capacitance per unit area of the crossunder and R_{xo} is the sheet resistance of the crossunder. They have verified this equation through experimental use of ring oscillators.

b. Large Capacitance Loads

Mohsen and Mead [8] have addressed driving a large capacitive load as referred to in Chapter III.

Mohsen and Mead have evaluated specific cases for minimization. Delay times for push-pull depletion load driver stages with a single-ended depletion load input stage were analyzed. For this case the following analysis was derived [8].

Total driver chain delay is minimized when each successive driver stage is larger than the previous one by a factor of e (the base of the natural logarithm). Where:

$$Y = \frac{C_L}{C_G} = f \quad \text{and} \quad \ln(Y) = N[\ln(f)]$$

and

$$= \ln Y \left[\frac{f}{\ln f} \right] = e \ln \left[\frac{C_L}{C_G} \right] \quad [2]$$

Minimum total delay is achieved with a fan-out factor f equal to the base of the natural logarithm, e .

Depending on the application, the input stage delay can be optimized to different values.

Their overall conclusions suggest that for minimum delay time, the designer should try to keep the delays of the driver circuit, the high capacitive line and the sense circuit comparable, i.e. $T_{CH} = T_L = T_i$. This conclusion follows from the delay relationships presented in Figure III-8.

c. Repeaters

A repeater is simply a series pair of inverters. Chwang et al [18] have successfully implemented both precharging and line buffers/repeaters in their high density 64K CMOS Dynamic RAM. The repeaters used in series between 8K memory array segments reduced the word-line delay from 30 nanoseconds to 10 nanoseconds.

This application uses both precharging and simple inverters to increase circuit operation. Figure IV-12 shows the dynamic RAM arrays with the repeaters located between arrays and Figure IV-13 shows the use of precharging within the circuit.




Figure IV-12. 64K Dynamic RAM with repeaters [18].




Figure IV-13. Precharge implementation circuit [18].

E. General Remarks

This chapter consists of all the data that was found as a result of a continuing literature search for information. Much data was found referring to fabrication methods and improved selection of fabrication materials. These appear to be the primary areas in which most of the effort is being expended to improve the speed of circuitry.

Different terms have been used i.e. charge pumping and bootstrapping, to describe, after analysis, what in actuality is a form of precharging. However, the term, "bootstrapping" has also been associated with transistor pull-up circuits. The reader is cautioned to disregard the terms used to describe specific techniques and really

determine exactly what the circuit is doing prior to considering it for use in a design, since different names are sometimes associated with the same method or technique.

F. CMOS VLSI Applications

1. Requirements

The major requirements for a specific speed-up technique to be considered useful are (in order of importance):

- a. Simplicity
- b. Ease of Implementation
- c. Applicability to variety of circuits
- d. Frequency of Use

The designer should be able to implement the method with minimum modification if a circuit exists already, the particular technique should use a minimum of chip area, which becomes critical in VLSI applications, and should be a simple enough approach to permit use by even the most basic of designers.

The frequency of use of a certain technique is a measure of the design community's acceptance of the technique for use. This requirement is included as a justification for selection of a specific technique for evaluation during this thesis.

2. Selection of Technique

From the information provided in section A of this

chapter, and from a review of available literature, the most commonly used speed-up technique is precharging or some modification thereof; i.e. Krambeck et al [5] and the charge pumping scheme [11]. There are two primary methods of precharge implementation. The first method, using precharging on output lines with a two-phase clock, permits an implementation of a precharged line as shown in Figure IV-14 below. The line is charged high in phi1 and the value of the data and the phi2 clock determine if the line will be grounded or not. This circuit is useful for reducing delays over large capacitance lines and will reduce the charging delay time of the lines. This method was not considered for simulation during this thesis.




Figure IV-14. Output precharge circuit scheme.

The second method precharges selected nodes within a circuit using individual transmission gates that pass V_{dd} to the selected node when a pass signal is applied to the transmission gate. This normally occurs on phase one of a two phase clock. This scheme is shown in Figure IV-15. Any number of transmission gates can be used for this application, however a single transmission gate is required for each line that is to be precharged to maintain isolation of the individual signals.




Figure IV-15. Internal transmission gate precharge scheme.

Implementation of transmission gate circuits can be accomplished during the design of the circuit with no additional effort and with minimal use of circuit area. The precharge scheme can be used anywhere within the circuit where additional speed is required and can be applied to any circuit design. Any line that can be charged high and then pulled low or left high, based on circuit data manipulation,

can be subjected to precharging. Transmission gates will be discussed in more detail in chapter V.

These characteristics make the precharging concept a reasonable choice for evaluation.

From review of the literature, precharging was the most popular manual design technique used to speed-up circuit operation. Although it was frequently used, little data was available on exactly how good an approach it really was. Many designers had used it, with reported increases in speed, however, a consolidated source of information was not available. Since precharging had the highest frequency of use, an analysis of its capabilities was performed.

Therefore, the remainder of this thesis was concerned with applying precharging to an existing ALU bitslice and to newly designed circuit elements using CMOS/SOS technology. The circuits were extensively simulated using SPICE transient analysis to determine the success of precharge application.

Chapters V and VI present the precharge design of the ALU bitslice and the design and precharge of additional circuit elements to be used for simulation.

The results of the simulations are presented and evaluated in Chapter VII.

V. System Design

A. Introduction

The design portion of this project was divided into two main areas:

1. CMOS/SOS ALU Bitslice modification using precharge techniques

2. Implementation of a circuit using the modified ALU bitslice as a circuit element built around a 4x4 bit Random Access Memory (RAM) referred to as the Memory/ALU Bitslice circuit

In this chapter, the modified ALU bitslice using precharging, and the Memory/ALU Bitslice circuit design, incorporating the modified ALU bitslice, are presented. The more elaborate circuit was used to demonstrate the applications of precharging techniques to elements within a more complex circuit. The applications presented here demonstrated the flexibility of precharging as a design tool which can be used in new designs as well as being added to existing designs.

B. Requirements

1. The following design requirements applied to the modification of the ALU bitslice and the design of the Memory/ALU Bitslice circuit:

- a. The bitslice precharge circuitry must be:

1. Capable of speeding up circuit operation
 2. Be easy to implement

3. Use as little area as possible
4. Apply to a wide variety of circuits

b. The Memory/ALU Bitslice circuit must:

1. Demonstrate the precharging concept applied at a chip level, i.e. a large circuit application.

2. Demonstrate uses of precharging applied to elements commonly used by the circuit designer

2. To meet these requirements, SPICE2 was used for simulation. To determine the performance of the precharge speed-up technique, the following steps were followed:

- a. Design a test circuit
- b. Simulate the test circuit with SPICE2
- c. Use a variety of precharge configurations and simulate circuit operation for each configuration
- d. Compare test circuit results
- e. Simulate the 2x4 decoder circuit using SPICE2
- f. Apply precharging to the decoder, RAM and registers
- g. Simulate the operation of the circuit using SPICE2
- h. Compare the results of the two simulations
- i. Simulate basic bitslice operation using SPICE2
- j. Select bitslice nodes to apply precharge
- k. Design of the precharge circuit itself
- l. Implement the precharge modifications to the circuit

- m. Simulate operation of modified bitslice with SPICE2
- n. Compare the results from each analysis
- o. Incorporate the ALU bitslice into a circuit using a 4x4 memory circuit
- p. Evaluate results and present conclusions

C. Circuit Selection

For the evaluation, a test circuit was designed for basic precharge and timing evaluation and the first bitslice of the CMOS/SOS ALU designed and developed by Sommars [3], was selected as a more complex circuit to which the precharge technique was applied and evaluated. At the time this thesis took place, the ALU and the CMOS/SOS library were the only existing CMOS/SOS based VLSI components available at AFIT. The precharge technique was applied to only the first bitslice of the ALU to limit the scope of the simulation required and to eliminate redundancy of effort for application/evaluation since the subsequent bitslices of the ALU differed only slightly from the first one and therefore could be precharged in the same way.

D. Design Rules

This design effort made use of the same design rules used by Sommars [3] in support of his design of the CMOS/SOS library cells based on the unpublished notes of Seitz [18].

E. ALU Bitslice Modifications

The output lines of the ALU were precharged on phase

one of a two phase clock and the data will be read out of the ALU on phase two of the clock. The capacitance of the output lines will be charged on phase one and the value of the data (high or low) will determine if the line is discharged to ground through the low resistance of the pull-down transmission gate or will remain high at the output of the circuit. The CMOS transmission gate is used for the precharge pass element. This gate is shown in Figure V-1.




Figure V-1. CMOS transmission gate [7].

This gate ideally has zero resistance when closed and infinite resistance when open. It is formed by joining the sources and drains of a pair of MOS transistors of opposite polarity. Control signals on the gates of each transistor determine whether or not the signal will be transmitted. If each device has a threshold voltage of 2 volts, and the control voltages to the gate of the p and n type devices are

0 and 10 volts respectively, the n type device will remain "on" until the input to the transmission gate reaches $10 - 2 = 8$ volts, when it will turn "off". However, the p type device will continue to conduct since the gate to source voltage of 8 volts is greater than the p type device threshold voltage of -2 volts. In this manner the entire supply voltage, V_{dd} , can be transmitted by the gate and a "good" precharge can take place. Two precharge circuits were used; an internal precharge circuit and an output precharge circuit. The internal precharge circuit was used to selectively precharge nodes within the bitslice circuit and the output precharge circuit precharged only the output lines of the bitslice. The basic block diagrams for the internal and output precharge circuits are shown in Figure V-2 and Figure V-3 respectively. Block diagrams of the unmodified and the modified ALU bitslices are also provided in Figures V-4 and V-5 for comparison.




Figure V-2. Internal precharge circuit.




Figure V-3. Output precharge circuit.




Figure V-4. Unmodified ALU design [3].




Figure V-5. Modified (precharged) ALU bitslice circuit.

F. Memory/ALU Bitslice Circuit Design

To complete the second part of this system design, a circuit was designed that incorporates the modified ALU, makes active use of other CMOS/SOS library cells and requires the development and implementation of additional circuit components. Precharging is applied to this expanded circuit (in addition to the ALU) to further demonstrate the use of precharging techniques in basic design.

In addition, design of the Memory/ALU circuit

demonstrates the utility of the CMOS/SOS library for practical design and sets the stage for future design efforts in the CMOS/SOS area.

The Memory/ALU circuit was designed to perform in conjunction with a microprocessor controller. The circuit is composed of the basic ALU, a 4 bit by 4 bit static Random Access Memory (RAM), a row decoder and the necessary control logic required to manipulate the memory and the ALU.

The transmission gate is used in this design to clock the signals within the circuit, since the use of transmission gates is presently the only effective way to control and isolate clocked signals in CMOS circuits.

1. Circuit Function

The function of the circuit is as follows:

Data will be written into memory in 4-bit words in accordance with a decoded 2-bit row address, with both data and address supplied by the microprocessor. Data processing can be performed for two operator functions and for single operator functions. To perform arithmetic or logical operations between different operators, two registers will be implemented to hold the two respective 4-bit words that have been read from memory. The registers will be selected by a register select line. Data is first read into the A register. As data is subsequently read into the B-register, the register select signal will pass the ALU command on the


AD-A152 466


SPEED-UP TECHNIQUES FOR COMPLEMENTARY METAL OXIDE
SEMICONDUCTOR VERY LARG. (U) AIR FORCE INST OF TECH
WRIGHT-PATTERSON AFB OH SCHOOL OF ENGI.. B T KELLEY
14 DEC 84 AFIT/GE/ENG/84D-41 F/G 28/12

2/5

UNCLASSIFIED

NL





S0-S3 input lines into the ALU, and the function selected by S0-S3 will be performed. If only a single operator is required, i.e. $A + 1$ (an increment function), the register select line will still select register B, after data is entered into register A, but the contents of register B will not be used. For either case, the data from memory is applied to the ALU for manipulation based upon the command input to the ALU generated by the microprocessor controller. The output of the ALU can be monitored to determine if the circuit performs the desired functions correctly.

For single chip implementation, the following signal lines will be required:

- a. Two address lines
- b. Four data input lines
- c. One read/write line
- d. Four ALU command lines
- e. Two ALU bitslice output lines
- f. One register select line to the ALU
- g. One external clock line.
- h. One chip ground line
- i. One Vdd line
- j. One substrate connection

Total: 18 chip pins

The system circuit diagram is shown in Figure V-6.




Figure V-6. System circuit diagram.

2. Additional Components Required

In addition to the existing ALU, the following additional circuit components that will be required are:

1. RAM cell - static (no refresh required) from which a 4x4 bit RAM was realized
2. 2x4 Decoder
3. Two four-bit registers
4. Read/Write Control
5. ALU input control

The basic decoder, 4x4 bit RAM and the register

circuit elements were initially designed, and then precharged. This was done to demonstrate the flexibility of precharging during the circuit design phase.

F. Memory/ALU Circuit Chip Layout

The pad layout for the expanded circuit chip is provided in Figure V-7. The choice of chip pads is limited for CMOS/SOS applications. Pads will be selected from the following list:

1. padVdd
2. padground
3. padblank
4. padout (composed of paddriver and padamp)
5. padin

At this time no capability exists to generate a two phase clock on chip. Therefore, these circuits were designed with the intention of driving them with an off-chip two phase clock source. Pad types are represented by their respective numbers listed above.




Figure V-7. Pad layout for chip.

VI. Detailed Design and Analysis

This chapter begins with a brief analysis of the predicted advantage of precharge when used with the CMOS/SOS library cells in circuit design.

The chapter concludes with a presentation of the detailed designs of the modified ALU bitslice and the Memory/ALU Bitslice circuit. The precharge circuitry which is applied to the ALU bitslice and the elements of the Memory/ALU Bitslice circuits are shown in their schematic and CLL plot layouts.

A. Test Circuit Delay Analysis

This analysis is intended to provide the reader with a better understanding of the expected advantage of using precharge as a circuit speed-up technique. The timing values presented are those results achieved by Sommars from his SPICE2 simulations of the individual CMOS/SOS library cells that were designed [3]. SPICE2 circuit simulations were performed on this test circuit to determine the validity of this analysis and demonstrate the precharge concept. The results of the simulations are discussed in more detail in Chapter VII.

This is a rough approximation analysis of the delays associated with logic gates to be used for this design and is only intended to provide the reader with some basic reference information to more easily understand the nature of the delays being evaluated. In Figure VI-1, a series logic circuit is presented composed of one nand gate and two

inverters.




Figure VI-1. Delay analysis circuit.

The delays referred to here are taken from SPICE2 analyses performed by Sommars [3].

The delays in the nand gate, as the inputs change, are:

inputs: 0 volts to 5 volts - 1.0 nsec
(output goes from high to low)

inputs: 5 volts to 0 volts - 1.0 nsec
(output goes from low to high)

When inputs A and B are both driven high, OUT1 is driven low and OUT2 is driven high. OUT1 experiences a 1.0 nsec delay before it reaches its final low value.

The delay times for the inverter are:

input: 0 volts to 5 volts - 0.15 nsec (at the output)
(output goes from high to low)

input: 5 volts to 0 volts - 0.25 nsec (at the output)
(output goes from low to high)

If A and B are driven low then OUT1 will be driven to a low value after 1.0 nsec, OUT2 will be driven high after a

0.25 nsec delay and OUT3 is driven low after an additional delay of 0.15 nsec. The total delay time is calculated in equation [1]:

$$1.0 + 0.25 + 0.15 = 1.4 \text{ nsec} \quad [1]$$

If A and B are driven high the same delay time is achieved due to the equal rise and fall times for the respective gates. Therefore the maximum operating frequency of the test circuit is:

$$1/1.4 \text{ nsec} = 714 \text{ MHz} \quad [2]$$

If precharge was implemented, and applied to OUT1, then OUT2 and OUT3 would be driven low and high respectively. If nand inputs A and B were subsequently driven low, driving the output of the nand gate high, maximum advantage could be taken of the high precharge at OUT1 and the only contribution to the circuit delay time would be the nand transition delay (which would, theoretically, be reduced since the nand wouldn't necessarily need the entire 1.0 nsec to drive the OUT1 node high when it is already precharged high), since the precharge signal would have already "set up" the circuit. Therefore the overall circuit delay would be reduced by 0.4 nsec and the operating frequency would be:

$$1/1.0 = 1000 \text{ MHz} \quad [3]$$

Therefore, with the nand output driven high by inputs A and B, a 40% increase in operating speed could be achieved by

precharging the OUT1 node. However, if the nand inputs drive the output low after it has been precharged, then OUT1 will be driven from a high precharged level to a low level, OUT2 will be driven high from a low level and OUT3 will be driven low from a high level. The only delay reduction that occurs for this scenario is the reduction in transition delay in the second inverter, since OUT3 will be driven low from a high level and in an inverter, a high to low transition takes 0.15 nsec and the low-to-high transition takes 0.25 nsec in an inverter. The total delay is reduced by only 0.1 nsec, from 1.4 nsec to 1.3 nsec, and a maximum operating frequency of 769 MHz, a 7% increase in operating frequency.

If each output, OUT1 through OUT3 were precharged on phase one of the clock, even if the output of the nand were driven low, a gain in speed would be achieved since OUT2 would already be high and OUT2 would not have to wait for the inverter delay. The delay would then be reduced by the 0.25 nsec savings incurred by the precharge. The maximum operating frequency would then be:

$$1/1.15 \text{ nsec} = 869 \text{ Mhz} \quad [4]$$

Therefore, a 21% increase in operating frequency could be achieved with the addition of the precharge. This method is only valid for alternating inversion of signals within the combinational logic. This situation occurs frequently within common combinational circuits and can be taken

advantage of by the circuit designer by applying precharge techniques. This is the method by which the nodes within the bitslice were selectively precharged. If all of the nodes, OUT1, OUT2 and OUT3 are precharged, then no matter what the output of the nand gate (either high or low), there will always be at least a minimum time savings of one transition from low to high across an inverter, either INV1 or INV2.


This delay approximation can be performed for each possible precharge configuration that could be applied to the test circuit.

This analysis provided the baseline from which the results of the SPICE simulations of the test circuit, Memory/ALU bitslice circuit elements and the bitslice were interpreted.


B. Modified ALU Bitslice

The detailed design of the precharge implementation was performed in three steps. First, the lines to be precharged were selected. For simulation, two precharge configurations were used, the bitslice with ten internal nodes precharged and the bitslice with four nodes precharged. The two configurations were chosen to determine the best approach to precharging the bitslice based on the results of the test circuit simulation. The bitslice was divided into three sections and each section was simulated independently. The simulations and results are presented in more detail in

Chapter VII. Secondly, the layout of the circuit was determined to minimize wasted space, although this is not critical for this application and simulation, and remain within the established design rules. The third step was the active implementation of the circuit using CMOS/SOS library cells developed by Sommars [3]. The CLL layouts of the internal precharge circuit for each bitslice precharge configuration are shown in Figure VI-2. Some redesign of Sommars' ALU was required to permit SPICE simulation and to correct deficiencies in design.



a.



b.

Figure VI-2. CLL layout of internal precharge circuit.
a. Ten node precharge
b. Four node precharge

Ten transmission gates are required for the internal precharge circuit of the first approach and four transmission gates are required for the second precharge approach. A single transmission gate is required for each precharge line. Therefore, to precharge more lines the designer need only add more transmission gates.

The output precharge circuit is more complex since it is based on the output line being pulled down to ground or left at a high level depending on the value of the data on the output line. This precharge scheme causes the output of the ALU to be inverted for each line that is precharged. If the output from the ALU is high, the precharged output line will be grounded. If it is low, the output line will remain high. The advantage of the precharge applied here is that, although they are inverted, the outputs from the ALU are realized more quickly, since all the output lines are charged high and only the high data outputs will cause any type of delay when the precharged line is grounded through the low impedance transmission gates to ground. This precharge approach is typically used for high capacitance lines and is recommended by Ullman [24]. A CLL layout of the output precharge circuit is shown in Figure VI-3.

This circuit was not used in the circuit simulations, since analysis of delays in long high capacitance lines was not the primary purpose of this thesis.




Figure VI-3. Output precharge circuit CLL layout.

If the output precharge circuit had been used, the first bitslice of the ALU would have used only one such circuit since the bitslice has only output. However, the output precharge circuit could easily be expanded to handle more precharge lines by addition of more output precharge circuits.

The ALU performs the basic functions of the Motorola ALU after which it was modeled, which are listed in Table VI-1.

Table VI-1. ALU Functions

Function Select				Logic Functions	Arithmetic Operation
S3	S2	S1	S0	M is High P	M is Low Cn of LSS must be High P
L	L	L	L	$P = \bar{A}$	$P = A \text{ minus } 1$
L	L	L	H	$P = \bar{A} + \bar{B}$	$P = A \text{ plus } (A + \bar{B})$
L	L	H	L	$P = \bar{A} + B$	$P = A \text{ plus } (A + B)$
L	L	H	H	$P = \text{Logical "0"}$	$P = A \text{ times } 2$
L	H	L	L	$P = \bar{A} + \bar{B}$	$P = (A + B) \text{ minus } 1$
L	H	L	H	$P = \bar{B}$	$P = (A + B) \text{ plus } (A + \bar{B})$
L	H	H	L	$P = A \oplus B$	$P = A \text{ plus } B$
L	H	H	H	$P = A + \bar{B}$	$P = A \text{ plus } (A + B)$
H	L	L	L	$P = \bar{A} + B$	$P = (A + \bar{B}) \text{ minus } 1$
H	L	L	H	$P = A \oplus B$	$P = A \text{ minus } B \text{ minus } 1$
H	L	H	L	$P = B$	$P = (A + \bar{B}) \text{ plus } (A + B)$
H	L	H	H	$P = A + B$	$P = (A + \bar{B}) \text{ plus } A$
H	H	L	L	$P = \text{Logical "1"}$	$P = \text{minus } 1 \text{ (two's complement)}$
H	H	L	H	$P = A + \bar{B}$	$P = (A + \bar{B}) \text{ plus } 0$
H	H	H	L	$P = A + B$	$P = (A + B) \text{ plus } 0$
H	H	H	H	$P = A$	$P = A \text{ plus } B$

The first bitslice schematic diagram is shown in Figure VI-4 and the associated CLL layout is shown in Figure VI-5.




Figure VI-4. ALU Bitslice Schematic Diagram [3].




Figure VI-5. ALU Bitslice CLL Layout.

The ALU bitslice schematic diagrams with the precharge circuit implemented for the ten node and four node precharge configurations are presented in Figure VI-6.




Figure VI-6a. Detailed Schematic Diagram of Bitslice with Ten nodes precharged.




Figure VI-6b. Detailed Design Schematic of Bitslice with Four nodes precharged.

A CLL layout of the two precharged bitslice configurations is provided in Figure VI-7.




Figure VI-7a. CLL layout of Ten node precharge bitslice.




Figure VI-7b. CLL layout of Four node precharge bitslice.

C. Memory/ALU Bitslice Circuit Design

The Memory/ALU circuit design was accomplished in three steps. First, the schematic designs were generated for each circuit element within the limits imposed by the availability of logic circuit cells in the CMOS/SOS library. The following gates were available:

- Inverter Gate (Slow and Fast types)
- 2 Input NAND Gate
- 3 Input NAND Gate
- 4 Input NAND Gate
- Transmission Gate

- 2 Input NOR Gate
- Double Buffer

Second, the elements were layed out to minimize the area used and remain within the imposed design rules. Third, the circuits were implemented using the available NMOS CAD design tools and required CMOS/SOS library cells.

The following circuit elements were designed:

- Two 4 Bit Registers
- Read/Write Controller
- ALU Bitslice Input Controller
- 2x4 Decoder
- 4x4 Bit Static Random Access Memory (RAM)

1. Register Design

Two different size registers were required. The A register received data first when data is read from the memory to be processed. Data is read from memory and stored in the A register on phi 1 of a two phase clock. On phi 2 of the same system clock cycle the data is retained in the A register and, on the next phi 1, data is read into the B register. On the next phi 2 pulse the data from both registers is read into the ALU for manipulation. To properly time this process the A register is designed twice as large as the B register so the data it contains may be retained throughout another read cycle as data is read into the B register. Both registers are composed of transmission gates to isolate the signals and inverters on which the

signal is stored temporarily as it is passed between register layers. A register select signal controls the direction to where the read data is stored. The schematic diagram for the A register is shown in Figure VI-8 and the associated CLL layout in Figure VI-9. The third and fourth layers of the register reverse the signal connections required to pass the signal between layers since during this time data is being read into the B register and the register select line will be selecting register B. A schematic diagram and CLL layout of the B register are shown in Figures VI-10 and VI-11 respectively.




Figure VI-8. A register schematic.




Figure VI-9. CLL layout for A register.




Figure VI-10. B register schematic.




Figure VI-11. CLD Layout of B Register.

2. Read/Write Controller

The Read/Write Controller determines in which direction data is transferred to or from the 4x4 bit RAM.

Data is written to the memory on phi 2 and when the read/write line is high. Data must be available on the data input lines D0 - D3. Both the inverted and non-inverted data values are written into the memory cells. Data is read from the memory on phi 2 when the read/write line is low. Data is read only from the non-inverted data line of the memory cell. The schematic diagram for this circuit is shown in Figure VI-12.




Figure VI-12. Read/Write Controller schematic diagram.

A CLL layout of the Read/Write Controller is shown in Figure VI-13.




Figure VI-13. CLL layout of Read/Write Controller.

3. ALU Input Controller

The commands to the ALU, S0 - S3 must be applied only after the data has been read from memory into the A and B registers (or just the A register - depending on the function to be performed). The input commands S0 - S3 are passed into this circuit on phi 2 and when register select goes low, indicating that data is being read into the B register, passed along in the A register and eventually out of both registers, the command is passed into the ALU.

The data that was input from the A and B registers (or just the A register - depending upon the command input) is processed. This circuit insures that only valid data is processed. The ALU has a built in level of transmission gates that clock data in on phi 1, therefore this circuit is buffered on its output to insure the charge signal is held until the following phi 1 clock pulse when the S0-S3 inputs are applied to the ALU. A schematic diagram of the ALU Input Controller is shown in Figure VI-14 and a CLL layout is shown in Figure VI-15.




Figure VI-14. ALU Input Controller schematic.




Figure VI-15. ALU Input Controller CLL layout.

4. 4x4 Bit Random Access Memory (RAM)

The memory is composed of the vertical and horizontal iterations of a basic six-transistor static memory cell that is shown in Figure VI-16.




Figure VI-16. Six-transistor memory cell.

The operation of the cell is based on back-to-back inverters connected in a flip-flop configuration. Whenever data is to be written, the row select is set high and the data on the data line and the data bar line is applied to their respective inputs of the flip-flop. This data remains available on the flip-flop indefinitely, may be read at any time and does not require refresh (i.e. a static memory cell).

The CLL layout for the static memory cell is shown in Figure VI-17. This cell is iterated sixteen times to generate the 4x4 bit memory.




Figure VI-17. Single Bit Memory Cell CLL layout.

5. 2x4 Decoder

The 2x4 memory row decoder provides the row select signal to the row of memory cells that is read from or written to. The schematic diagram of the circuit is shown in Figure VI-18 and a CLL layout in Figure VI-19.




Figure VI-18. 2x4 Decoder schematic diagram.




Figure VI-19. CLL layout of 2x4 Decoder.

C. ALU/Memory Bitslice Precharge

The ALU/Memory was precharged in accordance with the previously presented precharge schemes. For this project, the chip elements that were precharged were the one bitslice of the ALU, the 2x4 row decoder, the A and B registers and the 4x4 bit RAM.

To effectively isolate the interconnections between chip elements and to precharge selected lines efficiently, transmission gates were used on the inputs and outputs of each chip element. Signals are passed on alternating phases of a two phase clock.

The bitslice was precharged as outlined in Section B and the decoder was precharged as shown in Figure VI-20.




Figure VI-20. Schematic of precharged 2x4 Decoder

Figure VI-21 shows the CLL layout of the decoder circuit.




Figure VI-21. 2x4 Precharged Decoder Circuit.

The only change to the basic RAM, in addition to one transmission gate for each of the four data lines, was the addition of inverters on the data output lines to the registers to isolate the precharge on the output lines. If this isolation did not occur, the data lines, of the

individual flip-flop memory cells, would change to all high states if the data lines were directly precharged. The A and B registers were designed to compensate for the additional inverter on the output lines from the memory.

The corresponding schematic diagram and CLL layout for the precharged memory are provided in Figures VI-22 and VI-23 respectively.




Figure VI-22. Schematic of precharged memory.




Figure VI-23. CLL layout of precharged memory cell.

The registers were precharged on their outputs only using one transmission gate for each output line. The schematic diagrams and CLL layouts for each register are presented in Figures VI-24 through VI-26.




Figure VI-24. Precharged A & B register schematic.




Figure 25. CLL layout of Precharged B register.




Figure VI-26. CLL layout of precharged A register.

The Memory/ALU Bitslice design presented here demonstrated a practical application to at least a part of Sommars' ALU, offered a larger circuit in which to demonstrate the technique of precharging, and demonstrated the application of precharging to an existing circuit (ALU bitslice) and newly designed circuits (2x4 decoder and RAM). The decoder, RAM and the registers were selected as candidates for precharge since these elements are traditionally slow devices. Memory and other storage elements have slow access times and are in most need of speed-up technique application. The ALU input controller and read/write controller were composed primarily of transmission gates used as pass elements, and were not good candidates for precharge application.

To conclude this chapter a detailed schematic diagram of the Memory/ALU Bitslice chip circuit is shown in Figure VI-27.

VII. Simulation Results Analysis

This chapter reviews the results of the simulations performed on the test circuit presented in Chapter VI, the newly designed circuit elements of the Memory/ALU Bitslice circuit and the first bitslice of the ALU previously designed by Sommars [3].

The intent of this simulation was to determine the validity of the precharging concept as a legitimate method of speeding up circuit operation, to demonstrate the use of precharging in both newly designed and already existing circuit elements, and, given a specific circuit to speed-up, how to most effectively precharge the circuit.

Experience was gained on an incremental basis as more simulations were performed on the different circuits.

Since the design of many of the circuit elements was in process and modifications to the bitslice circuit were being considered in conjunction with the performance of the initial test circuit simulations, the precharged circuit element designs and the precharged bitslice implement precharging in accordance with the results of those initial simulations.

Specific constraints were established for the simulations to evaluate circuit precharge performance and for standardizing the inputs and outputs of the circuits. These criteria are discussed in the following section.

A. Simulation Scenario Evaluation Criteria

Simulations were performed for each test circuit configuration, each newly designed Memory/ALU bitslice circuit element except the A shift register, and each bitslice section. Each circuit's inputs were selected to generate an output high-to-low transition for one simulation and an output low-to-high transition for the other simulation. This illustrated the effect of precharging on both high and low transitioning signal levels. Transitioning input waveforms were used to enhance delay analysis.

A 2 nsec precharge pulse width was selected since simulations on the individual gates demonstrated that they switched on the order of 2 nsec, and thus this was considered a valid precharge pulse width based on the expected operating speed of the circuits under simulation. The precharge pulse was applied to selected nodes without isolating the nodes from the rest of the circuit. There is an advantage gained by applying precharge in this fashion to the active circuit. Since the precharge occurs when the circuit becomes active, the requirement to isolate the individual gates/circuit elements when nodes are precharged is reduced. In this way, most transmission gates required for isolation could be eliminated, thus saving space on the chip.

For purposes of simulation, the precharge pulse was delayed (from the start of the input signal sequences) by 4

nsec and "straddled" the 5 nsec transition point of the input waveforms. This insured that the precharge was available when the circuit became active. It was not intended to simulate an actual phase 1 signal of a two-phase clock.

The varying input levels insured a varying output that illustrated the effects of high-to-low and low-to-high transition gate delays for purposes of analysis. The input signals sequences are shown in Figure VII-1. The first signal level (1 or 0) began at 0 nsec and lasted for 5 nsec where it transitioned to either high or low, lasted 10 nsec and then transitioned back to its original value for 25 nsec, for a total signal time of 40 nsec. The same time frames for the precharge and input pulses were used for each simulated circuit configuration to permit direct comparison of results.




Figure VII-1. Test circuit input waveforms.

All input waveforms were "ideal" with no delays (instantaneous level transitions). This simplified the delay analysis. Circuit delays for each simulated circuit were determined with respect to the ideal input waveforms as they transition from high-to-low or low-to-high at the 5 nsec point. For this analysis, all the circuit delays presented are measured with respect to the 5 nsec ideal transition point on the time scale.

For purposes of delay evaluation, "valid" high and low signal level thresholds were established. For a signal that was transitioning from low-to-high, the delay was determined as the time required for the signal to reach 3.75 volts DC measured from the 5 nsec ideal time point on the time axis of the SPICE waveform plot (0 to 75% V_{max} output signal swing). For a signal that was transitioning from low-to-high, the delay was determined as the time required for the signal to reach 1.25 volts DC measured from the 5 nsec point on the time axis of the SPICE waveform plot (100% to 25% V_{max} output signal swing).

SPICE simulation data are provided in Appendix A, B and C for the test circuit configurations, the Memory/ALU Bitslice circuit elements and the sections of the bitslice respectively.

Also included in the appendices, for each simulated circuit configuration, is a numbered node cifplot and SPICE/mextra node cross reference provided to aid the reader

in following this analysis and for future duplication of the simulations presented in this thesis.

B. General Observations

Some general observations can be made from review of the SPICE data.

The 2 nsec precharge pulse is clearly visible on many of the waveform plots as a high transitioning spike around the 5 nsec point on the time axis. In many cases the pulse fails to cause the circuit to switch because the circuit was active (beginning to perform its function, based on the input), at the time the pulse was applied. The output waveforms display the effect of the precharge, both when it is suppressed (circuit trying to reach 0 volts) and also when the waveform is transitioning high after the precharge has been applied.

In order to provide an adequate precharge pulse to the selected precharge nodes, oversized transmission gates were used to provide enough current to precharge the nodes. This was accomplished by increasing the gate widths of the transmission gate PMOS and NMOS devices.

Simulations were performed using different widths for the transmission gates. The cases where the widths were increased shows a considerable increase in the strength of the precharge pulse as it was applied to the different nodes. Simulations were performed using gate widths two, three and four times the width of the basic transmission gates designed by Sommars.

The test circuit simulations were performed with transmission gates four times the basic gate width, and the chip elements and bitslice sections were simulated using gate widths of one, two and three times the basic gate widths. These simulations were performed to demonstrate that when a sufficiently large current pulse could be provided, the precharge method did indeed precharge the specific nodes as desired. However, due to the capacitance of interconnect wiring, addition of precharge circuitry can slow the circuit down. This effect can be eliminated if the circuitry is laid out with short wiring runs and consideration is given to insuring sufficiently large transistor sizes within the precharge circuit.

C. Test Circuit Simulation

The test circuit described in Chapter VI was composed of a single nand gate and two inverters in series. This test circuit was implemented with the CMOS/SOS gates available in Sommars' library. The test circuit simulations were performed to demonstrate the basic technique of precharging, to determine its impact on positive and negative signal transitions, and from these results determine a methodology for applying precharging to circuits in general. The results of these initial simulations were applied to the Memory/ALU Bitslice circuit element and Bitslice section simulations. Twelve separate simulations were performed on the test circuit. Two initial simulations

(one for a high-to-low signal transition and the other for a low-to-high signal transition) were run on the circuit, before any precharging techniques were applied, to establish a baseline to which the other simulation results could be compared. Three nodes were available for precharge application, the output of the nand gate, the output of the first inverter and the output of the second inverter. The remaining ten simulations selectively precharged these outputs individually or in combinations.

For the test circuit, the inputs to the nand gate were selected to provide a low-going pulse, 101, at the output (identical nand inputs of 010) for the first simulation and to provide a high going pulse 010 at the output (identical nand inputs of 101) for the second simulation. The outputs from the nand and both inverters were monitored and plotted for each SPICE simulation. On each waveform plot, the nand output is depicted by the equal sign (=) waveform, the first inverter output by the plus sign (+) waveform and the second inverter output by the asterisk (*) waveform. Of primary interest is the second inverter output waveform. Since this is the final circuit output it suffers from the total circuit delay generated by the circuit and is the signal provided to subsequent circuits or circuit elements in a more complex circuit configuration.

1. Basic Test Circuit

The SPICE simulation data is provided on pages A-3 through A-7 of Appendix A.

The delays associated with the input signals' first transition for this circuit simulation are presented in Table VII-1.

Table VII-1
Basic Test Circuit Delays

<u>Nand Inputs</u>	<u>Nand Output</u> (nsec)	<u>First Inverter Output</u> (nsec)	<u>Second Inverter Output</u> (nsec)
010	2.5	3.0	4.0
101	1.5	2.5	3.0

2. Precharging Nand Output

The delaytimes presented in Table VII-2 were determined from the SPICE waveform data in Appendix A, pages A-8 through A-12.

Table VII-2
Test Circuit Delays with Precharged Nand Output

<u>Nand Inputs</u>	<u>Nand Output</u> (nsec)	<u>First Inverter Output</u> (nsec)	<u>Second Inverter Output</u> (nsec)
010	5.5	6.0	7.0
101	0.5	1.5	2.0

Results

The nand output high-to-low transition delay is increased, which substantially delays the transition for each subsequent gate output. The nand output low-to-high

transition delay is reduced by 1.0 nsec, which causes an earlier transition in each subsequent gate, when compared to the basic test circuit.

3. Precharging First Inverter Output

The SPICE data for this circuit simulation is provided in Appendix A, pages A-13 through A-17. The delay times of interest to this analysis are presented in Table VII-3.

Table VII-3

<u>Circuit Delays - Precharged First Inverter Output</u>			
<u>Nand Inputs</u>	<u>Nand Output</u> (nsec)	<u>First Inverter Output</u> (nsec)	<u>Second Inverter Output</u> (nsec)
010	3.0	1.5	2.0
101	2.0	3.5	4.5

Results

The nand output high-to-low transition delay is increased while the transition times are reduced for both inverter outputs. The nand output low-to-high transition delay and each subsequent gate output transition times are all increased.

4. Precharging Second Inverter Output

The SPICE data for this circuit simulation is provided in Appendix A, pages A-18 through A-22. The delay times for the circuit are presented in Table VII-4.

Table VII-4

<u>Circuit Delays - Precharged Second Inverter Output</u>			
<u>Nand Inputs</u>	<u>Nand Output</u> (nsec)	<u>First Inverter Output</u> (nsec)	<u>Second Inverter Output</u> (nsec)
010	2.5	3.5	9.0
101	1.5	2.5	5.5

Results

For the nand output, high-to-low transition, the first inverter output shows a 0.5 nsec delay increase, while the second inverter output delay increases by 5.0 nsec, as compared to the basic test circuit.

For the nand output low-to-high transition delay, the nand and first inverter outputs occur at the same time as for the basic test circuit, however the second inverter output transition time is increased by 2.5 nsec.

Examination of the extracted circuit parameters, used in the SPICE simulation, shows that the addition of the precharge circuitry to the output of the second inverter increased the load capacitance by a factor of seven, thus slowing down the transitions greatly.

5. Precharging Nand and First Inverter Outputs

The SPICE data for this simulation is provided in Appendix A, pages A-23 through A-27. The circuit delays are presented in Table VII-5.

Table VII-5

Circuit Delays - Precharged Nand and First Inverter Outputs

<u>Nand Inputs</u>	<u>Nand Output (nsec)</u>	<u>First Inverter Output (nsec)</u>	<u>Second Inverter Output (nsec)</u>
010	5.5	6.5	7.5
101	0.5	3.0	4.0

Results

The precharge increases the delay for the nand output high-to-low transitioning signal which then degrades the transition time for both subsequent inverters. Although a 1.0 nsec delay reduction is achieved at the nand output for its low-to-high transitioning signal, both the first and second inverter output delays increase by 0.5 and 1.0 nsec respectively, due to the detrimental effect of the precharge on the first inverter output high-to-low transition.

6. Precharging Nand and Second Inverter Outputs

The SPICE data for this circuit simulation is provided in Appendix A, pages A-28 through A-32. The circuit delays are presented in Table VII-6.

Table VII-6

Precharged Nand and Second Inverter Output

<u>Nand Inputs</u>	<u>Nand Output (nsec)</u>	<u>First Inverter Output (nsec)</u>	<u>Second Inverter Output (nsec)</u>
010	5.5	6.0	11.5
101	0.5	1.5	3.5

Results

The nand output high-to-low transition delay and hence the subsequent inverter transition times are significantly increased by the application of precharge. The nand output low-to-high transition delay is reduced and hence the first inverter outputs also. However, in spite of the precharge signal, a 0.5 nsec delay increase is evidenced at the output of the second inverter due to the previously mentioned large capacitance load created at the circuit output by the particular precharge interconnection.

Overall Results

As already discussed, the output of the second inverter is of primary interest. If its delay can be reduced, by reducing the delays of the gates affecting that node, then the overall speed of the circuit can be increased.

The second inverter output delays are presented again together in Table VII-7. The respective increases or decreases in delay times are shown as percentages.

Table VII-7

Total Circuit Delays

<u>Nand Input</u>	<u>Total Circuit Delay (nsec)</u>	<u>Node Precharged</u>	<u>Delay Change</u>
010	4.0	none	baseline (no change)
101	3.0	none	baseline (no cahnge)
010	7.0	NAND	+75.0%
101	2.0	NAND	-33.3%
010	2.0	INV1	-50.0%
101	4.5	INV1	+50.0%
010	9.0	INV2	+125.0%
101	5.5	INV2	+83.3%
010	7.5	NAND, INV1	+87.5%
101	4.0	NAND, INV1	+33.3%
010	11.5	NAND, INV2	+187.5%
101	3.5	NAND, INV2	+16.7%

D. Memory/ALU Bitslice Circuit Element Simulation

Three elements of the Memory/ALU Bitslice circuit were simulated; the decoder, the B register, and a single static RAM cell. The data from the SPICE simulations for each of these elements is provided in Appendix B.

1. 2x4 Decoder Simulation

Three decoder configurations were simulated, the basic decoder to establish a baseline for comparison, the decoder with precharge of each nand-inverter interconnect line, and the decoder with precharge of each output line. Three output lines were monitored for each

simulation. On the SPICE waveforms, the 00 selected line is represented by the asterisk (*), the 11 selected output line is represented by the plus (+) sign, and the 01 selected output line is represented by the equal (=) sign.

The inputs to the decoder are identical 010 pulses. Only one simulation was performed for each configuration, since the 00 and 11 select lines are monitored and the 010 inputs cause a high-to-low and a low-to-high transition on the same SPICE output plot.

The 010 input waveform is of the same format as presented in the sample waveforms in Figure VII-1.

A 010 input to each decoder input corresponds to a selection of the 00 output line, then the 11 output line, and then the 00 output line again.

For each simulation, the 01 and 10 output line should remain constantly low for all the simulations since the input never causes either one to be selected. For the decoder simulations it can be seen that the 01 output line was constantly low, indicating that the decoder operated correctly for non-selected lines, based on the decoder input, since the line was never selected (never went high).

For the precharge configurations, simulations were performed for precharge transmission gate device widths using the basic widths, and two and three times the basic widths. The intent is to show the effect of a deficiency of current (narrow width transmission gate) and increasingly larger current precharge pulses (wider gate transistors) on

the effectiveness of the precharge technique. In the tables, results from circuits using transmission gates transistors with these dimensions are represented by x1 (times 1), x2 (times 2) and x3 (times three) respectively.

a. Basic Decoder Simulation
(Refer to Figures B-6)

To determine decoder delay times, the analysis was performed by first observing the transition of the output lines as the two decoder inputs changed from 00 to 11 (based on an input sequence of 010 at both inputs). After the decoder input changes to 11 at the 5 nsec point, the 11 selected output line reaches the 3.75 volt minimum value at the 9.0 nsec point. The 00 output line achieves the 1.25 volt, non-selected condition at the 9.0 nsec point. This data is tabulated in Table VII-8.

Table VII-8
Basic Decoder Delays

<u>Inputs</u>	<u>High-to-Low Delay</u>	<u>Low-to-High Delay</u>
010	4.5 nsec	4.0 nsec

b. Precharged Decoder
(Refer to Figures B-4 through B-10)

Two different precharge configurations were simulated to determine the best approach to precharging the decoder. These simulation results demonstrate the need to carefully select the nodes to be precharged within individual circuits and circuit elements.

1. Precharged Decoder (Internal nodes)
(Refer to Figures B-4 through B-6)

The application of precharge at the internal node between the nand gates and the inverters causes the outputs of all the select lines to be driven low after the precharge. This accounts for the output node high-to-low transition delay reduction for the x2 and x3 gate widths data presented in Table VII-9. The original transmission gate transistor size does not produce an appreciable reduction in transition delay. The low-to-high output transition is degraded due to the precharge causing the outputs to be pulled low during the first part of the input signal.

Table VII-9

Precharged Decoder (Internal node) Delays

<u>Input</u>	<u>Decoder Output Transition Delay</u>					
	<u>High-to-Low</u>			<u>Low-to-High</u>		
	<u>x1</u>	<u>x2</u>	<u>x3</u>	<u>x1</u>	<u>x2</u>	<u>x3</u>
010	4.0	3.5	2.5	7.5	7.5	8.0

2. Precharged Decoder (Output Nodes)
(Refer to Figures B-8 through B-10)

This precharge configuration degrades the performance of the high-to-low transitioning waveform, however, this is not a serious drawback, since it is a "high" select decoder. The low-to-high transition delay is reduced by 1.5 nsec in the best case, and by 0.5 nsec in the worst case, when compared to the basic decoder delay

results. The results are presented in Table VII-10.

Table VII-10

Precharged Decoder (Output Nodes) Delay

<u>Input</u>	<u>High-to-Low</u> <u>Decoder Output</u>			<u>Low-to-High</u> <u>Transition Delay</u>		
	<u>x1</u>	<u>x2</u>	<u>x3</u>	<u>x1</u>	<u>x2</u>	<u>x3</u>
010	5.0	5.0	5.0	4.0	3.5	3.0

2.B Register Simulation

(Refer to Figures B-11 through B-16)

a. Basic B Register

(Refer to Figure B-12)

For the basic B register, the output lines float until 5.5 nsec after the input signal transitions (input finally propagates to output), then gradually approach their final values. However, the monitored high signal output line fails to reach the minimum 3.75 volt level and the low signal output line fails to reach the 1.25 volt level. Instead, the high driven output reaches a maximum value of 3.6 volts at 11.5 nsec after the input signal transition and the low driven output reaches a minimum of 1.35 volts at 11.5 nsec after the input signal transitions. The B register fails to operate correctly, but the effective signal delays (time to reach maximum/minimum values) will be used for comparison to the precharged register configuration delays. These effective

delays are tabulated in Table VII-11.

Table VII-11

B Register Delays

<u>Input</u>	<u>High-to-Low Delay</u>	<u>Low-to-High Delay</u>
1	11.5 nsec	-----
0	-----	11.5 nsec

b. Precharged B Register
(Refer to Figures B-14 through B16)

The circuit fails to operate correctly after the precharge is applied, however the effects of the precharge are clearly visible on the waveform plot. the precharge favors the low-to-high transitioning signal. The delay (actual and effective) results are presented in Table VII-12.

Table VII-12

<u>Input</u>	<u>Precharged B Register Delays</u>		
	<u>Delay</u>		
	<u>x1</u>	<u>x2</u>	<u>x3</u>
1	12.0	11.5	7.5
0	12.0	12.0	12.0

3. RAM Cell Simulation
(Refer to Figures B-17 through B-26)

The ram cell was not simulated directly, since simulation of the flip-flop itself would have been necessary and would have unnecessarily complicated the

precharge simulation. The precharge of the RAM cell was set up as a precharge of the "data" line and was designed to take place only during a read of the data, when data is read from the "data" line of the memory cell. With cascaded cells, making up the entire 4x4 memory, the data lines are common to all the RAM cells. To precharge the data line on a read of the memory, isolation of the precharged node is required to prevent the indiscriminate writing of a high data signal into the flip-flop memory cells, due to the precharge, when a specific row of the memory was selected. Therefore isolation inverters were added to the data lines of the RAM. These inverters limit the precharge to only the data line outputs.

The simulation of the memory was limited to a single cell with an isolation inverter attached to its data line output. The simulation of the cell entailed application of a signal to the inverter input and a precharge of the inverter output. This represented a selection of the cell on a memory read, the flip-flop data being output to the data line and the data signal propagating to the isolation inverter output. Therefore, the only delay being simulated was that across the isolation inverter.

The 4x4 memory supplies data to the A and B registers. Since the isolation inverters inverted the data signal from the flip-flop, memory cells, the registers were designed to account for this inversion.

For the precharge configurations, the precharge

simulations were performed for the basic device width transmission gate, and widths two and three times the basic width. In the tables, these widths are represented by x1, x2 and x3 respectively.

a. Basic RAM Cell
(Refer to Figure B-17 through B-19)

A 010 waveform, as presented in Figure VII-1, was applied to the data line of the RAM cell driving a 101 output waveform at the output of the inverter. Then a 101 input was applied driving a 010 at the output of the inverter. The delays are presented in Table VII-13.

TABLE VII-13

<u>Basic RAM Cell Delays</u>	
<u>Input</u>	<u>Delay</u>
010	5.5 nsec
101	5.5 nsec

b. Precharged RAM Cell
(Refer to Figures B-20 and B-26)

When the output transitions from high-to-low, a delay increase results when the precharge is applied. When the output transitions from low-to-high, the transition delay is reduced by 0.5, 1.5 and 2.5 nsec respectively for the original, 2x and 3x widths of the transmission gate devices. Again the effectiveness of precharging is increased when the transmission gate transistors are large enough to supply an appreciable amount of current.

TABLE VII-14

Precharged RAM Cell Delays
Delay

<u>Input</u>	<u>x1</u>	<u>x2</u>	<u>x3</u>
010	6.0	6.0	7.0
101	5.0	4.0	3.5

These simulations indicate the following:

- Precharging can enhance the operation of a circuit, i.e. more clearly define high and low signal levels

- The results of precharging must be carefully analyzed to determine if it has any effect on the circuit to which it was applied, i.e. the basic RAM cell circuit displayed no positive or negative effects of precharging for the original size transmission gate, but did show an effect as the transmission gate transistors were increased in size, allowing a greater precharge current pulse.

- Selection of the nodes to which precharge is applied is critical, i.e. as displayed by the two different decoder precharge configurations. One circuit displayed a marked enhancement in operation while the other precharged circuit displayed degraded operation due to the difference in the nodes that were precharged.

D. ALU Bitslice Simulation

Simulation of the entire bitslice was attempted but failed. The simulator produced error statements. The reason for the failure was not determined. However, incrementally increased circuit size simulations that were performed by adding portions of the bitslice circuit (individual gates), indicated that SPICE was not capable of simulating a circuit that was comprised of more than thirteen gates. As an alternative simulation approach, the bitslice was divided into three separate sections. The bitslice design provided three independent sections that were tested for high and low transitioning output waveforms.

Two different precharge configurations were simulated on the bitslice sections. In the first, all the nodes selected were internal to the individual sections. This included four nodes in the first section, two nodes in the second section and four nodes in the third section. In the second simulation, the precharged nodes were the respective outputs of each section. Thus only two nodes in the first section, one node in the second section, and one node in the third section were precharged. Simulations using the basic transmission gate transistor width, a transmission gate with a 2x transistor width and a 3x transistor width were performed. The SPICE simulation data are provided in Appendix C. Numbered node ctfplots and node cross reference list are also provided in the appendix. For the bitslice section simulations, the input waveforms are of

the same format as presented in Figure VII-1 and the 3.75 volt and 1.25 volt levels apply to high and low transitioning output signals.

Simulation of the sections of the bitslice completes the basic testing of the precharge concept, since the test circuit was a series combination of gates and the bitslice sections offer parallel combinations of the gates.

To clearly follow this analysis, the reader will need to refer to the appendix.

1. First Section Simulation

The first section of the bitslice requires eight inputs to operate:

A - operator

B - operator

PHI1 - Phase 1 Transmission gate pass signal

PHI1BAR - Inverse of PHI1

S0 -> S3 - ALU Control Inputs

For these simulations these inputs had the following values:

Table VII-15

Section 1 Simulation Input Values

A - 010/101

B - 000

PHI1 - 111

PHI1BAR - 000

S0 - 000

S1 - 000

S2 - 111

S3 - 111

Two simulations were performed, one for A = 101 and the other with A = 010. The ALU control signals S0-S3 caused these inputs to produce outputs of 010 and 101 (the inverse of whatever A was) respectively. The same outputs existed at each of the two section 1 output nodes. Although the outputs from each node were logically the same, they were not identical since one output came from a two-input nand gate and one came from a three-input nand gate. The two different input sequences for A insured both high and low transitioning waveform outputs for comparison and analysis. On each SPICE waveform output, the two-input nand output is represented by the asterisk (*) waveform and the three-input nand output is represented by the plus sign (+) waveform.

The A input did not conform exactly to the waveforms of Figure VII-1 for these simulations. Instead of waiting for 5 nsec for a change from high-to-low or low-to-high, the signal transitions at 0 nsec on the time axis. The input was modified in this manner since initial SPICE waveform outputs indicated that the delays associated with the first section caused an approximate 5 nsec delay before a section one output waveform transition and the output waveform exceeded the 40 nsec total simulation time before reaching equilibrium when the standard 5 nsec delay waveform was used

as input. To encompass the entire waveform the inputs had to be provided at an earlier timeframe during the simulation. The precharge pulse was maintained at the same time frame (4 to 6 nsec). The standard precharge pulse was maintained since the 5 nsec internal circuit delay of the first section permitted the precharge pulse to coincide directly with the output waveform transition when the 5 nsec delay on the inputs was eliminated.

The result of this earlier application of the A input is that the transitions from low-to-high or high-to-low occur slightly earlier than the 5 nsec time point which had been characteristic of the previous simulation waveforms.

For the precharge configurations, simulations were performed with the basic transmission gate, and the transmission gate with its device widths two and three times the widths of the basic transmission gate device widths. These are represented by x1, x2 and x3 respectively in the Data Table VII-16.

a. Basic First Section
(Refer to Figures C-3 and C-4)

For a 010 input for A, the expected output is a 101 at both monitored output nodes. The 2-input nand gate output is high, then begins its transition to a low threshold. It achieves the 1.25 volt threshold after 11.0 nsec. The 3-input nand output achieves the 1.25 volt threshold after 7.5 nsec.

For a 101 A input, a 010 output was expected. The 2-

input nand output reaches the 3.75 volt threshold after 10.5 nsec and the 3-input nand output fails to reach the threshold and reaches a maximum of 2.55 volts after 11.5 nsec.

b. First Section Precharged at Two Output Nodes
(Refer to Figures C-7 through C-12)

For an A input of 010, both the two and the three input nand outputs achieve the 1.25 volt threshold for the simulations.

For a 101 A input, the two-input nand output achieves the 3.75 volt threshold for each simulation, however the three-input nand output only achieves the threshold for the simulation with transmission gate device widths three times the width of the basic transmission gate.

c. First Section Precharged at Four Internal Nodes
(Refer to Figures C-15 through C-20)

For an A input of 010, both outputs achieve the established 1.25 volt threshold.

For a 101 A input, the two-input nand achieves the 3.75 volt threshold, but the three-input nand still fails to achieve the threshold for all the simulations.

Table VII-16 summarizes the delays for the first section of the bitslice.

Table VII-16

<u>A Input</u>	<u>First Bitslice Section Delays</u>				
	<u>Pre-charge</u>		<u>Output Delays</u>		
			<u>2-Input Nand</u>	<u>3-Input Nand</u>	
			<u>x1</u>	<u>x2</u>	<u>x3</u>
010	none	6.0/2.5	_____	_____	_____
101	none	5.5/6.5			
010	2 nodes	-----	12.5/9.5	13.0/10.0	13.0/10.0
101	2 nodes	-----	10.5/11.5	8.5/11.5	6.5/7.0
010	4 nodes	-----	10.5/7.5	9.0/6.5	8.5/7.5
101	4 nodes	-----	13.0/11.5	13.0/11.5	13.5/11.5

2. Second Section Simulation

The second bitslice section had only two inputs and was the least complex of the sections. One input was held at a constant high for each simulation while the other was varied to obtain a high and a low transitioning output waveform. The values are presented in Table VII-17. Refer to Figures C-21 and C-22 in Appendix C.

Table VII-17

Section 2 Inputs

VIN1 - 111
VIN2 - 010/101

These simulation inputs conform to those specified in Figure VII-1.

a. Basic Second Section
(Refer to Figures C-23 and C-24)

With input 010, the expected output was 101. The output reaches the 1.25 volt threshold after 6.0 nsec.

For input 101, the waveform reaches the 3.75 volt threshold after 6.5 nsec.

b. Second Section Precharged at One Output Node
(Refer to Figures C-27 through C-32)

For inputs of 010 and 101 the outputs achieve the established 1.25 and 3.75 volt thresholds. The low-to-high delays are reduced and the high-to-low transition delays are increased.

c. Second Section Precharged at Two Internal Nodes
(Refer to Figures C-35 through C-40)

For 010 and 101 inputs, the output waveforms also achieve the threshold voltages. However, the precharge reduces the delay of the high-to-low transition in this precharge configuration, since the precharge of both inputs to the two-input nand gate drives the output low after the precharge, thereby favoring the high-to-low transition and hindering the low-to-high transition.

Table VII-18 tabulates the delays each of these circuit configurations.

Table VII-18
Second Bitslice Section Delays

<u>Input</u>	<u>Precharge</u>		<u>Output Delay</u>		
			<u>x1</u>	<u>x2</u>	<u>x3</u>
010	none	6.0	_____	_____	_____
101	none	6.5	_____	_____	_____
010	1 node	----	7.5	7.5	7.5
101	1 node	----	6.0	5.5	4.0
010	2 nodes	----	6.0	4.5	3.5
101	2 nodes	----	9.5	9.5	9.5

3. Third Section Simulation

The third bitslice section had three inputs; a carry bit, an ALU select signal and the input from the second bitslice section. The carry signal was kept constant at zero, the select signal was kept at a constant high and the third input was varied to produce a transitioning waveform at the circuit output. Table VII-19 summarizes the inputs. Refer to Figures C-41 and C-42 in Appendix C.

Table VII-19
Bitslice Third Section Inputs

Carry - 000
Select - 111
VIN1 - 010/101

The expected output is 101 for a VIN1 = 010 and 010 for VIN1 = 101. VIN1 conforms to the waveforms presented in Figure VII-1.

a. Basic Third Section (Refer to Figures C-43 and C-44)

For a 010 input, the output reaches the 1.25 volt threshold after 7.0 nsec.

For a 101 input, the output reaches the 3.75 volt threshold after 6.5 nsec.

b. Third Section Precharged at One Output Node (Refer to Figures C-47 through C-52)

For a 010 input, the output delays are all increased by at least 1.5 nsec.

For a 101 input, the output delay is initially increased for the x1 case, but is reduced by 0.5 nsec in the

x3 case.

c. Third Section Precharged at Four Internal Nodes
(Refer to Figures C-55 and C-60)

For the 010 input, all cases reflect an output delay increase of 3.5 nsec.

For an input of 101, the output delay is initially increased by 2.5 nsec for the x1 case, but is reduced by 1.5 nsec for the x3 case when enough current is supplied to the node during precharge.

<u>Input</u>	<u>Table VII-20</u> <u>Third Section Bitslice Delays</u>				
	<u>Precharge</u>		<u>Output Delay</u>		
			<u>x1</u>	<u>x2</u>	<u>x3</u>
010	none	7.0			
101	none	6.5			
010	1 node		8.5	8.5	9.0
101	1 node		8.5	7.5	6.0
010	4 nodes		10.0	10.5	10.5
101	4 nodes		9.0	7.0	5.0

E. Results Summary

The results of these simulations indicate the following:

- Precharge reduces the circuit delay when applied to nodes that are transitioning from a low to a high level.
- Precharge has a negative effect when applied to

nodes where the signal level is transitioning from high-to-low.

- Precharge can be applied to both series and parallel combinational circuits.

- In circuits, such as the logic high select decoder, the detrimental effect of the precharge on the high-to-low transition is not a serious drawback, since the decoder operates only on high select (low-to-high) transitions. Circuits such as the decoder, and other "high only" type circuits, would benefit from precharge application.

- The effect of the precharge at a node, is determined by the amount of current that is applied to the node during the precharge.

- Nodes considered for precharge application must be carefully selected to prevent degradation of circuit operation.

VIII. Conclusions and Recommendations

A. Conclusions

The intent of this thesis was to investigate and generate a single reference document of techniques to speed-up electronic circuit operation, select a specific technique that could be applied to CMOS/SOS technology, apply the technique to existing and new CMOS/SOS circuit designs, and through simulation, determine if the technique actually speeds up the operation of the circuit to which it was applied, and subsequently determine a methodology for applying the technique to circuits in general.

When reviewing the circuit simulations, it should be emphasized that, overlapping the precharge pulse with the input signal transition is not an accurate reflection of the standard two-phase clocking used in CMOS circuit design at AFIT. This experimental approach insured that the precharge pulse would be available at the time of input signal transition and eased analysis and evaluation of the precharge technique.

1. Activities Performed

The following activities were performed during this thesis:

- Data was collected on known circuit speed-up techniques.
- Precharging (a specific speed-up technique) was

evaluated to determine if it applied to CMOS/SOS circuits and if it increased circuit operating speed, since it was the most commonly used method in the literature for speeding up circuits.

- To expand the AFIT CMOS/SOS technology base, a chip circuit was designed, using Sommars' CMOS/SOS library, that made use of the first bitslice of his ALU and required the design and development of additional circuit elements.

- Precharging was applied to the bitslice, and some of the newly designed circuit elements.

- SPICE circuit simulation was performed on a test circuit, the bitslice and the newly designed circuit elements.

- Through the simulations, precharging was applied to individual circuits and the effects of the precharge were determined.

2. Circuit Simulation Conclusions

The following conclusions were drawn from the circuit simulations performed:

- Precharging reduced the delays of signals that were transitioning from low to high.

- Increased output delay occurs when consecutive levels of inversion, e.g. the outputs of two series

inverters, are both precharged.

- Precharge can increase the signal delay at a node when the node is subsequently driven low by circuit function.

- Poor selection of candidate precharge nodes can have a detrimental effect on circuit operating speed.

- It is difficult to determine which nodes within a circuit to precharge to obtain the maximum benefits of precharge application.

- The results of precharging must be carefully analyzed to determine the effect on the circuit to which it was applied. The addition of precharge circuitry increases the capacitance of the nodes to which the precharge is applied due to the capacitance of the interconnect wiring. To insure the effectiveness of the precharge, a sufficient amount of current must be applied to the selected nodes to overcome this increase in capacitance.

- Since it is difficult to determine which precharge approach to use, either precharging internal nodes or by charging only circuit outputs, then it is essential that circuits under consideration for precharge application be simulated using SPICE or some other method to determine the optimum approach.

3. Suggested Precharge Approach

The following procedure is recommended if a circuit is being considered as a subject for precharge application:

- Select candidate precharge nodes.
- Through signal analysis, determine the signal levels expected at the candidate nodes during normal circuit operation.
- If signals are predominantly high at specific nodes, then these nodes should be considered for precharge. An excellent example of this is the high select 2x4 decoder designed during this thesis.
- If neither high nor low levels dominate, then perform a simulation to determine the effect of precharge and apply precharge in accordance with the simulation results.
- Implement one transmission gate for each node to be precharged and determine the best place to locate the gates, to save maximum chip area.

4. Special Problems Encountered

In addition to these precharge results, several problems were encountered with some of the tools used to prepare the SPICE simulation files.

- SPICE fails to simulate a circuit consisting of more than thirteen gates.

- Available SPICE reference documentation is not adequate, especially in the preparation of input files.

- The extractor, Mextra, fails to correctly calculate the capacitance of output nodes that are "floating poly", and some other node capacitances calculated by Mextra are not obvious when the circuit layout is examined.

B. Recommendations

The following are recommendations for future research on topics related to this thesis:

- Determine why the extractor, Mextra, fails to calculate correct capacitances on outputs when a "floating" polysilicon line is connected and research the algorithm for other node capacitances to verify correct parameters for SPICE analyses.

- Investigate the operation of SPICE and determine its limitations for circuit simulation, specifically, why it simulates only a limited number of CMOS gates

- Since only a limited analysis was performed during this thesis, expand the analysis and apply precharge to more advanced/complex circuits

- Investigate delays in large capacitance lines

- Investigate the impact of implementing the output precharge circuit described in chapter 4, which applies to delay reduction in high capacitance lines

- Simulate the entire bitslice circuit, then simulate Sommars' entire ALU verifying its logical correctness

- Complete the chip design and submit the Memory/ALU Bitslice chip fabrication specifications, and test the operation of the chip after manufacture

- Fabricate portions of the bitslice that were enhanced by precharge and determine the impact of precharge on an actual simple circuit

- Fabricate the output precharged decoder circuit and the basic circuit and determine the effect of precharging on the circuit through physical performance evaluation of the circuit

- Precharge the ALU, then fabricate both the basic and precharged configurations, test each version and compare the results

Bibliography

1. White, Marvin H. "Characterization of CMOS Devices for VLSI," IEEE Journal of Solid State Circuits, SC-17: 208-214 (April 1982).
2. Dennard, R. H. et al. "1 micron MOSFET VLSI Technology: Part II-Device Designs and Characteristics for High-Performance Logic Applications," IEEE Journal of Solid State Circuits, SC-14: 247-255 (April 1979).
3. Sommars, W. E. The Design and Layout of a Complementary Metal Oxide Semiconductor Silicon on Sapphire Cell Library. MS thesis. Wright-Patterson AFB, Ohio: School of Engineering, Air Force Institute of Technology, Dec 1983.
4. Burns, J. "Switching Response of Complementary-Symmetry MOS Transistor Logic Circuits," RCA Review, 25: 627-661 (December 1964).
5. Krambeck, R. H., et al. "High-Speed Compact Circuits with CMOS," IEEE Journal of Solid State Circuits, SC-17: 614-619 (June 1982).
6. Comer, D. Modern Electronic Circuit Design. Massachusetts: Addison-Wesley; 1976.
7. Milne, A. D. MOS Devices Design and Manufacture. New York: John Wiley & Sons, 1983.
8. Mohsen, A. M. and C. A. Mead. "Delay-Time Optimization for Driving and Sensing of Signals on High-Capacitance Paths of VLSI Systems," IEEE Journal of Solid State Circuits, SC-14 462-470 (April 1979).
9. Crawford, R. H. and B. Bazin. "Theory and Design of MOS Capacitor Pull-Up Circuits," IEEE Journal of Solid State Circuits, SC-4: 145-162 (June 1969).
10. Can, W. and J. Mize, MOS/LSI Design and Application. New York: McGraw-Hill, 1972.
11. Fang, S. "A Novel NMOS E² PROM Scheme," IEEE Journal of Solid State Circuits, SC-18: 610-612 (October 1983).
12. Newkirk, J. and Mathews, R. The VLSI Designer's Library. Addison-Wesley, 1983.
13. Mead, C. and L. Conway. Introduction to VLSI Systems. Massachusetts: Addison-Wesley, October 1980.

14. Gonsalves, N. and H. De Man. "NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures," IEEE Journal of Solid State Circuits, SC-18: 261-266 (June 1983).
15. Stewart, R. and D. Plus. "A 40 ns CMOS E² PROM," IEEE Journal of Solid State Circuits, SC-17: 841-846 (October 1982).
16. Masuda, H., et al. "Single 5-V, 64K RAM with Scaled-Down MOS Structure," IEEE Journal of Solid State Circuits, SC-15: 672-677 (August 1980).
17. Anami, K., et al. "A 35 ns 16K NMOS Static RAM," IEEE Journal of Solid State Circuits, SC-17: 815 (October 1982).
18. Chwang, R., et al. "A 70 ns High Density 64K CMOS Dynamic RAM," IEEE Journal of Solid State Circuits, SC-18: 457-462 (October 1983).
19. Cobbold, R. Theory and Applications of Field Effect Transistors, New York: John Wiley & Sons, 1970.
20. Delhom, L. Design and Application of Transistor Switching Circuits. New York: McGraw-Hill, 1968.
21. Crawford, R. MOSFET in Circuit Design, New York: McGraw-Hill, 1967.
22. Benedict, R. Electronics for Scientists and Engineers. New Jersey: Prentice-Hall, 1976.
23. Kabaservice, T. Applied Microelectronics, New York: West, 1978.
24. Ullman, J. Computational Aspects of VLSI Maryland: Computer Science Press, 1984.
25. Barna, A. VHSIC Technologies and Tradeoffs. New York: Wiley and Sons, 1981.
26. Eimbinder, J. FET Applications Handbook. Pennsylvania: Tab Books, 1967.
27. Glasser, L. and W. Song. Introductory CMOS Techniques, unpublished notes. Department of Electrical Engineering and Computer Science, MIT, Cambridge, MA 02139.
28. Seitz, C. Unpublished notes on CMOS/SOS. Caltech, August 1982.

Appendix A

SPICE analyses data are presented for the test circuit discussed in Chapter VI. Five different precharge configurations were used to determine the basic function of precharging:

- a. Precharge only the Nand output
- b. Precharge only the first inverter output
- c. Precharge only the second inverter output
- d. Precharge the nand output and the first inverter output at the same time
- e. Precharge the nand output and the second inverter output

A simulation was run on the basic test circuit to act as a baseline for comparison to the precharged configurations.

There were two simulations run for each test circuit configuration. The first was with identical nand input signals pulsed high from 0 - 5NS, low from 5 - 15NS and high from 15 - 40NS. The second simulation inverted the identical inputs to the nand (low - high - low) for the same time frames. A standard precharge pulse was used for each configuration; a high pulse from 4NS to 6NS and low for the remainder of the simulation.

To evaluate the SPICE simulation data, a mextra/SPICE node number cross reference list and a node cifplot are provided for each test circuit configuration. The SPICE

input data refers to SPICE nodes and the cifplot refers to mextra nodes. In the reference list, the mextra nodes are in the first column and the corresponding SPICE nodes are presented in the second column.

The waveform plots are also based on SPICE reference nodes. To determine which node is being monitored for output, look at the ".PLOT" line of the input listing, find the node number in the "V()" expression (there may be more than one V() expression, since multiple node output waveforms can be plotted) refer to the node list, look at the right column and find the number you retrieved from the input listing. Then find the corresponding mextra node number and locate this node on the circuit node cifplot. This can be repeated for any node on the input listing or the circuit cifplot.




Figure A-1. Basic Test Circuit Node Plot.

Table A-1

BASIC TEST CELL NODE CROSS REFERENCE LIST

GR	0
V ₀	1
NPUS	0
PHOS	1
8	2
16	3
1	4
2	5
7	6
24	7
15	3
9	9

```

1*****11/27/84 ***** SPICE 2G.1 (15OCT88) *****18:02:36*****
CMOS/SOS TEST CELL CONFIGURATION
***** INPUT LISTING TEMPERATURE = 27.000 DEG C
*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 1 PMOS L=5.0U W=10.0U
M2 7 6 0 0 NMOS L=5.0U W=15.0U
M3 2 3 7 0 NMOS L=5.0U W=15.0U
M4 8 9 0 0 NMOS L=5.0U W=15.0U
M5 9 2 0 0 NMOS L=5.0U W=15.0U
M6 1 9 8 1 PMOS L=5.0U W=30.0U
M7 1 2 9 1 PMOS L=5.0U W=30.0U
M8 1 6 2 1 PMOS L=5.0U W=10.0U
C9 1 0 0.2PF
C10 0 0 0.3PF
C11 2 0 0.1PF
C12 9 0 0.1PF
C13 8 0 0.1PF
VIN1 6 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VIN2 3 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(8) V(9) V(2) (0V,5V)
.END

```




Figure A-2. SPICE Waveform Plot of Basic Test Circuit with Input 010.

1*****11/27/84 ***** SPICE 2G.1 (15OCT80) *****18:02:47*****

0 CMOS/SOS TEST CELL CONFIGURATION

0***** INPUT LISTING TEMPERATURE = 27.000 DEG C

0*****

*** SPICE DECK CREATED FROM TESTCELL.SIM, TECH=CMOS

.WIDTH OUT=80

.OPTIONS ITL1=500 ITL5=0

.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)

+LEVEL=1

.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)

+LEVEL=1

VDD 1 0 DC 5V

M1 1 3 2 1 PMOS L=5.0U W=10.0U

M2 7 6 0 0 NMOS L=5.0U W=15.0U

M3 2 3 7 0 NMOS L=5.0U W=15.0U

M4 8 9 0 0 NMOS L=5.0U W=15.0U

M5 9 2 0 0 NMOS L=5.0U W=15.0U

M6 1 9 8 1 PMOS L=5.0U W=30.0U

M7 1 2 9 1 PMOS L=5.0U W=30.0U

M8 1 6 2 1 PMOS L=5.0U W=10.0U

C9 1 0 0.2PF

C10 0 0 0.3PF

C11 2 0 0.1PF

C12 9 0 0.1PF

C13 8 0 0.1PF

VIN1 6 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)

VIN2 3 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)

.TRAN 0.5NS 40NS

.PLOT TRAN V(0) V(9) V(2) (0V,5V)

.END

*****11/27/84 ***** SPICE 2G.1 (15OCT88) *****18:21:47*****

CMOS/SOS TEST CELL CONFIGURATION

#*** TRANSIENT ANALYSIS TEMPERATURE = 27.000 DEG C

LEGEND:

*: V(8)
+: V(9)
=: V(2)

X TIME




Figure A-3. SPICE Waveform Plot Of Basic Test Circuit with Inputs 101.




Figure A-4. Node Plot of Test Circuit Precharged at the Nand Output.

Table A-2

PRECHARGE NAND OUTPUT ONLY - NODE REFERENCE LIST

GND	0
Vcc	1
PMOS	0
PMOS	1
03	2
45	3
1	4
3	5
36	6
16	7
2	8
7	9
20	10
15	11
9	12

```

1*****11/27/84 ***** SPICE 2G.1 (15OCT88) *****23:57:48*****
0  CMOS/SOS TEST CELL PRECHARGE NAND OUTPUT - INPUT 010 - STANDARD D4,P2
0****      INPUT LISTING                      TEMPERATURE =   27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
*M1 1 3 2 0 NMOS L=5.0U W=5.0U
M2 1 3 5 0 NMOS L=5.0U W=20.0U
*M3 2 6 1 1 PMOS L=5.0U W=10.0U
M4 5 6 1 1 PMOS L=5.0U W=40.0U
M5 1 7 5 1 PMOS L=5.0U W=10.0U
M6 10 9 0 0 NMOS L=5.0U W=15.0U
M7 10 7 5 0 NMOS L=5.0U W=15.0U
M8 0 12 11 0 NMOS L=5.0U W=15.0U
M9 0 5 12 0 NMOS L=5.0U W=15.0U
M10 1 12 11 1 PMOS L=5.0U W=30.0U
M11 1 5 12 1 PMOS L=5.0U W=30.0U
M12 1 9 5 1 PMOS L=5.0U W=10.0U
C13 1 0 0.425PF
C14 0 0 0.305PF
C15 5 0 0.243PF
C16 12 0 0.109PF
C17 11 0 0.1PF
*C18 2 0 0.68PF
VIN1 7 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VIN2 9 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP2 6 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(11) V(12) V(5) (0V,5V)
.END

```





Figure A-5. SPICE Waveform Plot of Precharged Nand Output with input 010.

```

1*****11/27/84 ***** SPICE 2G.1 (15OCT88) *****23:57:23*****
0      CMOS/SOS TEST CELL PRECHARGING ONLY THE NAND OUTPUT
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
*M1 1 3 2 0 NMOS L=5.0U W=5.0U
M2 1 3 5 0 NMOS L=5.0U W=20.0U
*M3 2 6 1 1 PMOS L=5.0U W=10.0U
M4 5 6 1 1 PMOS L=5.0U W=40.0U
M5 1 7 5 1 PMOS L=5.0U W=10.0U
M6 10 9 0 0 NMOS L=5.0U W=15.0U
M7 10 7 5 0 NMOS L=5.0U W=15.0U
M8 0 12 11 0 NMOS L=5.0U W=15.0U
M9 0 5 12 0 NMOS L=5.0U W=15.0U
M10 1 12 11 1 PMOS L=5.0U W=30.0U
M11 1 5 12 1 PMOS L=5.0U W=30.0U
M12 1 9 5 1 PMOS L=5.0U W=10.0U
C13 1 0 0.425PF
C14 0 0 0.305PF
C15 5 0 0.243PF
C16 12 0 0.109PF
C17 11 0 0.1PF
*C18 2 0 0.68PF
VIN1 7 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VIN2 9 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP2 6 0 PULSE (0V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(11) V(12) V(5) (0V,5V)
.END

```




Figure A-6. SPICE Waveform Plot of Precharged Nand Output with Inputs 101.




Figure A-7. Node Plot of Test Circuit Precharged at First Inverter Output.

Table A-3

PRECHARGE INV1 OUTPUT ONLY - NODE REFERENCE LIST

GNP	0
VCC	1
PMOS	0
PMOS	1
0	2
41	3
1	4
37	5
3	6
16	7
2	8
7	9
24	10
15	11

```

1*****11/27/84 ***** SPICE 2G.1 (15OCT88) *****23:59:47*****
CMOS/SOS - PRECHARGE INV1 ONLY - INPUT 010 - STANDARD D4,P2
**** INPUT LISTING TEMPERATURE = 27.000 DEG C
*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=20.0U
M2 2 5 1 1 PMOS L=5.0U W=40.0U
M3 1 7 6 1 PMOS L=5.0U W=10.0U
M4 10 9 0 0 NMOS L=5.0U W=15.0U
M5 10 7 6 0 NMOS L=5.0U W=15.0U
M6 0 2 11 0 NMOS L=5.0U W=15.0U
M7 0 6 2 0 NMOS L=5.0U W=15.0U
M8 1 2 11 1 PMOS L=5.0U W=30.0U
M9 1 6 2 1 PMOS L=5.0U W=30.0U
M10 1 9 6 1 PMOS L=5.0U W=10.0U
C11 1 0 0.405PF
C12 0 0 0.305PF
C13 6 0 0.129PF
C14 2 0 0.248PF
C15 11 0 0.1PF
VIN1 7 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VIN2 9 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP2 5 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(11) V(2) V(6) (0V,5V)
.END

```




Figure A-8. SPICE Waveform Plot of Precharged First Inverter with Inputs 010.

```


1*****11/27/84 ***** SPICE 2G.1 (15OCT80) *****23:59:34*****
CMOS/SOS - PRECHARGE INV1 ONLY - INPUT 101 - STANDARD D4,P2
***** INPUT LISTING TEMPERATURE = 27.000 DEG C
*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=20.0U
M2 2 5 1 1 PMOS L=5.0U W=40.0U
M3 1 7 6 1 PMOS L=5.0U W=10.0U
M4 10 9 0 0 NMOS L=5.0U W=15.0U
M5 10 7 6 0 NMOS L=5.0U W=15.0U
M6 0 2 11 0 NMOS L=5.0U W=15.0U
M7 0 6 2 0 NMOS L=5.0U W=15.0U
M8 1 2 11 1 PMOS L=5.0U W=30.0U
M9 1 6 2 1 PMOS L=5.0U W=30.0U
M10 1 9 6 1 PMOS L=5.0U W=10.0U
C11 1 0 0.405PF
C12 0 0 0.305PF
C13 6 0 0.129PF
C14 2 0 0.248PF
C15 11 0 0.1PF
VIN1 7 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VIN2 9 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP2 5 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(11) V(2) V(6) (0V,5V)
.END

```






Figure A-10. Node Plot of Test Circuit Precharged at Second Inverter Output.

Table A-4

PRECHARGE INV2 ONLY - NODE REFERENCE LIST

GN0	0
Vcd	1
NHOS	0
PHOS	1
15	2
41	3
1	4
37	5
3	6
16	7
2	8
7	9
24	10
9	11

1*****11/28/84 ***** SPICE 2G.1 (15OCT80) *****00:00:55*****

CMOS/SOS PRECHARGE INV2 ONLY - INPUT 010 - STANDARD D4,P2

***** INPUT LISTING TEMPERATURE = 27.000 DEG C

.WIDTH OUT=80

.OPTIONS ITL1=500 ITL5=0

.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)

+LEVEL=1

.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)

+LEVEL=1

VDD 1 0 DC 5V

M1 1 3 2 0 NMOS L=5.0U W=20.0U

M2 2 5 1 1 PMOS L=5.0U W=40.0U

M3 1 7 6 1 PMOS L=5.0U W=10.0U

M4 10 9 0 0 NMOS L=5.0U W=15.0U

M5 10 7 6 0 NMOS L=5.0U W=15.0U

M6 0 11 2 0 NMOS L=5.0U W=15.0U

M7 0 6 11 0 NMOS L=5.0U W=15.0U

M8 1 11 2 1 PMOS L=5.0U W=30.0U

M9 1 6 11 1 PMOS L=5.0U W=30.0U

M10 1 9 6 1 PMOS L=5.0U W=10.0U

C11 1 0 0.405PF

C12 0 0 0.305PF

C13 6 0 0.129PF

C14 11 0 0.109PF

C15 2 0 0.77PF

VIN1 7 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)

VIN2 9 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)

VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)

VP2 5 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)

.TRAN 0.5NS 40NS

.PLOT TRAN V(2) V(11) V(6) (0V,5V)

.END

```

*****11/28/84 ***** SPICE 2G.1 (15OCT88) *****00:55*****
#      CMOS/SOS PRECHARGE INV2 ONLY - INPUT 010 - STANDARD D4.P2
***** TRANSIENT ANALYSIS          TEMPERATURE = 27.000 DEG C
*****

```

#LEGEND:

```

*1 V(2)
*1 V(11)
*1 V(6)

```




Figure A-11. SPICE Waveform Plot of Precharged Second Inverter with Input 010.

```

1*****11/28/84 ***** SPICE 2G.1 (15OCT88) *****00:00:42*****
0      CMOS/SOS PRECHARGE INV2 ONLY - INPUT 101 - STANDARD D4,P2
0****      INPUT LISTING                      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=20.0U
M2 2 5 1 1 PMOS L=5.0U W=40.0U
M3 1 7 6 1 PMOS L=5.0U W=10.0U
M4 10 9 0 0 NMOS L=5.0U W=15.0U
M5 10 7 6 0 NMOS L=5.0U W=15.0U
M6 0 11 2 0 NMOS L=5.0U W=15.0U
M7 0 6 11 0 NMOS L=5.0U W=15.0U
M8 1 11 2 1 PMOS L=5.0U W=30.0U
M9 1 6 11 1 PMOS L=5.0U W=30.0U
M10 1 9 6 1 PMOS L=5.0U W=10.0U
C11 1 0 0.405PF
C12 0 0 0.305PF
C13 6 0 0.129PF
C14 11 0 0.109PF
C15 2 0 0.77PF
VIN1 7 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VIN2 9 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP2 5 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) V(11) V(6) (0V,5V)
.END

```




Figure A-12. SPICE Waveform Plot of Precharged Second Inverter with Input 101.




Figure A-13. Node Plot of Test Circuit Precharged at Nand and First Inverter Outputs.

Table A-5

PRECHARGE NAND AND INV1 OUTPUTS NODE CROSS REFERENCE LIST

GND	0
VCC	1
PHOS	0
PHOS	1
9	2
47	3
1	4
8	5
40	6
16	7
2	8
7	9
24	10
15	11

```

1*****11/28/84 ***** SPICE 2G.1 (15OCT88) *****00:02:11*****
0      CMOS/SOS - PRECHARGE NAND AND INV1 - INPUT 010 - STANDARD D4,P2
0****      INPUT LISTING                      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=20.0U
M2 1 3 5 0 NMOS L=5.0U W=20.0U
M3 2 6 1 1 PMOS L=5.0U W=40.0U
M4 5 6 1 1 PMOS L=5.0U W=40.0U
M5 1 7 5 1 PMOS L=5.0U W=10.0U
M6 10 9 0 0 NMOS L=5.0U W=15.0U
M7 10 7 5 0 NMOS L=5.0U W=15.0U
M8 0 2 11 0 NMOS L=5.0U W=15.0U
M9 0 5 2 0 NMOS L=5.0U W=15.0U
M10 1 2 11 1 PMOS L=5.0U W=30.0U
M11 1 5 2 1 PMOS L=5.0U W=30.0U
M12 1 9 5 1 PMOS L=5.0U W=10.0U
C13 1 0 0.452PF
C14 0 0 0.305PF
C15 5 0 0.243PF
C16 2 0 0.248PF
C17 11 0 0.1PF
VIN1 7 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VIN2 9 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP2 6 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(11) V(2) V(5) (0V,5V)
.END

```




Figure A-14. SPICE Waveform Plot of Precharged Nand and First Inverter with Inputs 010.

AD-A152 466

SPEED-UP TECHNIQUES FOR COMPLEMENTARY METAL OXIDE
SEMICONDUCTOR VERY LARG. (U) AIR FORCE INST OF TECH
WRIGHT-PATTERSON AFB OH SCHOOL OF ENGI.. B T KELLEY


3/5


UNCLASSIFIED

14 DEC 84 AFIT/GE/ENG/84D-41

F/G 20/12

NL





MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A

```

1*****11/28/84 ***** SPICE 2G.1 (15OCT88) *****00:02:02*****
CMOS/SOS - PRECHARGE NAND AND INV1 - INPUT 101 - STANDARD D4,P2
***** INPUT LISTING TEMPERATURE = 27.000 DEG C
*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=20.0U
M2 1 3 5 0 NMOS L=5.0U W=20.0U
M3 2 6 1 1 PMOS L=5.0U W=40.0U
M4 5 6 1 1 PMOS L=5.0U W=40.0U
M5 1 7 5 1 PMOS L=5.0U W=10.0U
M6 10 9 0 0 NMOS L=5.0U W=15.0U
M7 10 7 5 0 NMOS L=5.0U W=15.0U
M8 0 2 11 0 NMOS L=5.0U W=15.0U
M9 0 5 2 0 NMOS L=5.0U W=15.0U
M10 1 2 11 1 PMOS L=5.0U W=30.0U
M11 1 5 2 1 PMOS L=5.0U W=30.0U
M12 1 9 5 1 PMOS L=5.0U W=10.0U
C13 1 0 0.452PF
C14 0 0 0.305PF
C15 5 0 0.243PF
C16 2 0 0.248PF
C17 11 0 0.1PF
VIN1 7 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VIN2 9 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP2 6 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(11) V(2) V(5) (0V,5V)
.END

```




Figure A-15. SPICE Waveform Plot of Precharged Nand and First Inverter with Inputs 101.




Figure A-16. Node Plot of Precharged Nand and Second Inverter Output.

Table A-6

PRECHARGE NAND AND INV2 OUTPUTS - NODE REFERENCE LIST

GND	0
VDD	1
PMOS	0
PMOS	1
15	2
46	3
1	4
8	5
39	6
16	7
2	8
7	9
24	10
9	11

```

1*****11/28/84 ***** SPICE 2G.1 (15OCT88) *****00:07:47*****
0    CMOS/SOS TEST CELL PRECHARGE INV2 AND NAND - INPUT 010 - STANDARD
0****    INPUT LISTING                                TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=20.0U
M2 1 3 5 0 NMOS L=5.0U W=20.0U
M3 2 6 1 1 PMOS L=5.0U W=40.0U
M4 5 6 1 1 PMOS L=5.0U W=40.0U
M5 1 7 5 1 PMOS L=5.0U W=10.0U
M6 10 9 0 0 NMOS L=5.0U W=15.0U
M7 10 7 5 0 NMOS L=5.0U W=15.0U
M8 0 11 2 0 NMOS L=5.0U W=15.0U
M9 0 5 11 0 NMOS L=5.0U W=15.0U
M10 1 11 2 1 PMOS L=5.0U W=30.0U
M11 1 5 11 1 PMOS L=5.0U W=30.0U
M12 1 9 5 1 PMOS L=5.0U W=10.0U
C13 1 0 0.452PF
C14 0 0 0.305PF
C15 5 0 0.243PF
C16 11 0 0.109PF
C17 2 0 0.77PF
VIN1 7 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VIN2 9 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP2 6 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) V(11) V(5) (0V,5V)
.END

```




Figure A-17. SPICE Waveform Plot of Precharged Nand and Second Inverter with Inputs 010.

```

1*****11/28/84 ***** SPICE 2G.1 (15OCT88) *****00:03:08*****
0   CMOS/SOS TEST CELL PRECHARGE INV2 AND NAND - INPUT 101 - STANDARD
0**** INPUT LISTING TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=20.0U
M2 1 3 5 0 NMOS L=5.0U W=20.0U
M3 2 6 1 1 PMOS L=5.0U W=40.0U
M4 5 6 1 1 PMOS L=5.0U W=40.0U
M5 1 7 5 1 PMOS L=5.0U W=10.0U
M6 10 9 0 0 NMOS L=5.0U W=15.0U
M7 10 7 5 0 NMOS L=5.0U W=15.0U
M8 0 11 2 0 NMOS L=5.0U W=15.0U
M9 0 5 11 0 NMOS L=5.0U W=15.0U
M10 1 11 2 1 PMOS L=5.0U W=30.0U
M11 1 5 11 1 PMOS L=5.0U W=30.0U
M12 1 9 5 1 PMOS L=5.0U W=10.0U
C13 1 0 0.452PF
C14 0 0 0.305PF
C15 5 0 0.243PF
C16 11 0 0.109PF
C17 2 0 0.77PF
VIN1 7 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VIN2 9 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP2 6 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) V(11) V(5) (0V,5V)
.END

```





Figure A-18. SPICE Waveform Plot of Precharged Nand and Second Inverter with Inputs 101.

Appendix B

SPICE analyses of the Memory/ALU Bitslice circuit elements selected for precharge are presented.

The elements selected for precharge were:

- a. 2x4 Memory Row Decoder
- b. 1-Bit RAM Cell
- c. B Register

Two simulations were run on each element. The first input was a high-low-high (5NS - 10NS - 25NS) varying pulse waveform. The second inverted the pulse waveform for the same time periods.

In addition to the two basic simulations, the precharged RAM cell and the B register were simulated for transmission gate device widths of two and three times the basic transmission gate device width. This required four more simulations for these circuits each.

To facilitate evaluation of the output waveforms, the node reference list is provided for each circuit element. The left column provides mextra node numbers and the right column provides the corresponding SPICE node numbers. The SPICE input data uses SPICE reference node numbers and the cifplot of the circuit references mextra nodes. To determine the nodes to which input voltages or ground are applied, identify a node on the cifplot circuit, find the node number on the reference list and look at the right

column and find the corresponding SPICE node. In this way, the SPICE input data can be directly related to the circuit node cifplot.




Figure B-1. Node Plot of Basic Decoder Circuit.

Table B-1

BASIC DECODER - NODE REFERENCE LIST

GND	0
Vdd	1
NMOS	0
PMOS	1
54	2
13	3
3	4
70	5
2	6
31	7
81	8
72	9
44	10
7	11
59	12
48	13
26	14
36	15
28	16
8	17
18	18
12	19

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****06:45:47*****
0      CMOS/SOS BASIC 2X4 DECODER SPICE TRANSIENT ANALYSIS
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 0 3 2 0 NMOS L=5.0U W=15.0U
M2 1 2 5 1 PMOS L=5.0U W=10.0U
M3 1 3 2 1 PMOS L=5.0U W=30.0U
M4 0 7 0 0 NMOS L=5.0U W=15.0U
M5 0 2 5 0 NMOS L=5.0U W=15.0U
M6 0 5 9 0 NMOS L=5.0U W=15.0U
M7 1 7 5 1 PMOS L=5.0U W=10.0U
M8 1 5 9 1 PMOS L=5.0U W=30.0U
M9 1 2 10 1 PMOS L=5.0U W=10.0U
M10 0 11 7 0 NMOS L=5.0U W=15.0U
M11 12 11 0 0 NMOS L=5.0U W=15.0U
M12 12 2 10 0 NMOS L=5.0U W=15.0U
M13 1 11 7 1 PMOS L=5.0U W=30.0U
M14 0 10 13 0 NMOS L=5.0U W=15.0U
M15 1 11 10 1 PMOS L=5.0U W=10.0U
M16 1 10 13 1 PMOS L=5.0U W=30.0U
M17 1 7 14 1 PMOS L=5.0U W=10.0U
M18 15 3 0 0 NMOS L=5.0U W=15.0U
M19 15 7 14 0 NMOS L=5.0U W=15.0U
M20 0 14 16 0 NMOS L=5.0U W=15.0U
M21 1 3 14 1 PMOS L=5.0U W=10.0U
M22 1 14 16 1 PMOS L=5.0U W=30.0U
M23 1 3 17 1 PMOS L=5.0U W=10.0U
M24 18 11 0 0 NMOS L=5.0U W=15.0U
M25 18 3 17 0 NMOS L=5.0U W=15.0U
M26 0 17 19 0 NMOS L=5.0U W=15.0U
M27 1 17 19 1 PMOS L=5.0U W=30.0U
M28 1 11 17 1 PMOS L=5.0U W=10.0U
C29 1 0 0.838PF
C30 0 0 0.561PF
C31 11 0 0.157PF
C32 17 0 0.126PF
C33 19 0 0.180PF
C34 3 0 0.151PF
C35 14 0 0.127PF
C36 16 0 0.180PF
C37 7 0 0.182PF
C38 10 0 0.128PF
C39 13 0 0.180PF
C40 2 0 0.171PF
C41 5 0 0.128PF
C42 9 0 0.130PF
VIN1 11 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VIN2 3 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(9) V(19) V(16) (0V,5V)
.END

```




Figure B-2. SPICE Waveform Plot of Basic Decoder with Inputs 010.




Figure B-3. Node Plot of Decoder with Internal Nodes Precharged.

Table B-2

PRECHARGE ALL FOUR OUTPUTS OF DECODER - NODE REFERENCE LIST

GND	0
Vdd	1
NMOS	0
PMOS	1
8	2
124	3
2	4
27	5
46	6
73	7
111	8
56	9
13	10
3	11
32	12
84	13
75	14
7	15
61	16
50	17
37	18
29	19
10	20
12	21

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****06:47:19*****

0 CMOS/SOS DECODER FOUR OUTPUT PRECHARGE

0**** INPUT LISTING TEMPERATURE = 27.000 DEG C

0*****

.WIDTH OUT=80

.OPTIONS ITL1=500 ITL5=0

.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)

+LEVEL=1

.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)

+LEVEL=1

VDD 1 0 DC 5V

M1 1 3 2 0 NMOS L=5.0U W=5.0U

M2 1 3 5 0 NMOS L=5.0U W=5.0U

M3 1 3 6 0 NMOS L=5.0U W=5.0U

M4 1 3 7 0 NMOS L=5.0U W=5.0U

M5 2 8 1 1 PMOS L=5.0U W=10.0U

M6 5 8 1 1 PMOS L=5.0U W=10.0U

M7 6 8 1 1 PMOS L=5.0U W=10.0U

M8 7 8 1 1 PMOS L=5.0U W=10.0U

M9 0 10 9 0 NMOS L=5.0U W=15.0U

M10 1 9 7 1 PMOS L=5.0U W=10.0U

M11 1 10 9 1 PMOS L=5.0U W=30.0U

M12 13 12 0 0 NMOS L=5.0U W=15.0U

M13 13 9 7 0 NMOS L=5.0U W=15.0U

M14 0 7 14 0 NMOS L=5.0U W=15.0U

M15 1 12 7 1 PMOS L=5.0U W=10.0U

M16 1 7 14 1 PMOS L=5.0U W=30.0U

M17 1 9 6 1 PMOS L=5.0U W=10.0U

M18 0 15 12 0 NMOS L=5.0U W=15.0U

M19 16 15 0 0 NMOS L=5.0U W=15.0U

M20 16 9 6 0 NMOS L=5.0U W=15.0U

M21 1 15 12 1 PMOS L=5.0U W=30.0U

M22 0 6 17 0 NMOS L=5.0U W=15.0U

M23 1 15 6 1 PMOS L=5.0U W=10.0U

M24 1 6 17 1 PMOS L=5.0U W=30.0U

M25 1 12 5 1 PMOS L=5.0U W=10.0U

M26 18 10 0 0 NMOS L=5.0U W=15.0U

M27 18 12 5 0 NMOS L=5.0U W=15.0U

M28 0 5 19 0 NMOS L=5.0U W=15.0U

M29 1 10 5 1 PMOS L=5.0U W=10.0U

M30 1 5 19 1 PMOS L=5.0U W=30.0U

M31 1 10 2 1 PMOS L=5.0U W=10.0U

M32 20 15 0 0 NMOS L=5.0U W=15.0U

M33 20 10 2 0 NMOS L=5.0U W=15.0U

M34 0 2 21 0 NMOS L=5.0U W=15.0U

M35 1 2 21 1 PMOS L=5.0U W=30.0U

M36 1 15 2 1 PMOS L=5.0U W=10.0U

C37 1 0 0.1145PF

C38 0 0 0.561PF

C39 15 0 0.157PF

C40 2 0 0.312PF

C41 21 0 0.180PF

C42 10 0 0.151PF

C43 5 0 0.302PF

C44 19 0 0.180PF

C45 12 0 0.182PF

C46 6 0 0.291PF

C47 17 0 0.180PF

C48 9 0 0.171PF

C49 7 0 0.229PF

C50 14 0 0.180PF

C51 3 0 0.50PF

VIN1 15 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)

VIN2 10 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)

VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)

VP2 8 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)

.TRAN 0.5NS 40NS

.PLOT TRAN V(14) V(21) V(17) (0V,5V)

.END




Figure B-4. SPICE Waveform Plot of Internal Node Precharged Decoder with Inputs 010.

```

*****12/01/84 ***** SPICE 2G.1 (15OCT88) *****06:47:51*****
CMOS/SOS DECODER FOUR OUTPUT PRECHARGE
***** INPUT LISTING TEMPERATURE = 27.000 DEG C
*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=10.0U
M2 1 3 5 0 NMOS L=5.0U W=10.0U
M3 1 3 6 0 NMOS L=5.0U W=10.0U
M4 1 3 7 0 NMOS L=5.0U W=10.0U
M5 2 8 1 1 PMOS L=5.0U W=20.0U
M6 5 8 1 1 PMOS L=5.0U W=20.0U
M7 6 8 1 1 PMOS L=5.0U W=20.0U
M8 7 8 1 1 PMOS L=5.0U W=20.0U
M9 0 10 9 0 NMOS L=5.0U W=15.0U
M10 1 9 7 1 PMOS L=5.0U W=10.0U
M11 1 10 9 1 PMOS L=5.0U W=30.0U
M12 13 12 0 0 NMOS L=5.0U W=15.0U
M13 13 9 7 0 NMOS L=5.0U W=15.0U
M14 0 7 14 0 NMOS L=5.0U W=15.0U
M15 1 12 7 1 PMOS L=5.0U W=10.0U
M16 1 7 14 1 PMOS L=5.0U W=30.0U
M17 1 9 6 1 PMOS L=5.0U W=10.0U
M18 0 15 12 0 NMOS L=5.0U W=15.0U
M19 16 15 0 0 NMOS L=5.0U W=15.0U
M20 16 9 6 0 NMOS L=5.0U W=15.0U
M21 1 15 12 1 PMOS L=5.0U W=30.0U
M22 0 6 17 0 NMOS L=5.0U W=15.0U
M23 1 15 6 1 PMOS L=5.0U W=10.0U
M24 1 6 17 1 PMOS L=5.0U W=30.0U
M25 1 12 5 1 PMOS L=5.0U W=10.0U
M26 18 10 0 0 NMOS L=5.0U W=15.0U
M27 18 12 5 0 NMOS L=5.0U W=15.0U
M28 0 5 19 0 NMOS L=5.0U W=15.0U
M29 1 10 5 1 PMOS L=5.0U W=10.0U
M30 1 5 19 1 PMOS L=5.0U W=30.0U
M31 1 10 2 1 PMOS L=5.0U W=10.0U
M32 20 15 0 0 NMOS L=5.0U W=15.0U
M33 20 10 2 0 NMOS L=5.0U W=15.0U
M34 0 2 21 0 NMOS L=5.0U W=15.0U
M35 1 2 21 1 PMOS L=5.0U W=30.0U
M36 1 15 2 1 PMOS L=5.0U W=10.0U
C37 1 0 0.1145PF
C38 0 0 0.561PF
C39 15 0 0.157PF
C40 2 0 0.312PF
C41 21 0 0.180PF
C42 10 0 0.151PF
C43 5 0 0.302PF
C44 19 0 0.180PF
C45 12 0 0.182PF
C46 6 0 0.291PF
C47 17 0 0.180PF

```

```

C48 9 0 0.171PF
C49 7 0 0.229PF
C50 14 0 0.180PF
C51 3 0 0.50PF
VIN1 15 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VIN2 10 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP2 8 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(14) V(21) V(17) (0V,5V)
.END

```




Figure B-5. SPICE Plot of Internal Node Precharged Decoder with Transmission Gate Widths Twice the Basic Widths.

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****06:48:28*****

CMOS/SOS DECODER FOUR OUTPUT PRECHARGE

***** INPUT LISTING TEMPERATURE = 27.000 DEG C

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=15.0U
M2 1 3 5 0 NMOS L=5.0U W=15.0U
M3 1 3 6 0 NMOS L=5.0U W=15.0U
M4 1 3 7 0 NMOS L=5.0U W=15.0U
M5 2 8 1 1 PMOS L=5.0U W=30.0U
M6 5 8 1 1 PMOS L=5.0U W=30.0U
M7 6 8 1 1 PMOS L=5.0U W=30.0U
M8 7 8 1 1 PMOS L=5.0U W=30.0U
M9 0 10 9 0 NMOS L=5.0U W=15.0U
M10 1 9 7 1 PMOS L=5.0U W=10.0U
M11 1 10 9 1 PMOS L=5.0U W=30.0U
M12 13 12 0 0 NMOS L=5.0U W=15.0U
M13 13 9 7 0 NMOS L=5.0U W=15.0U
M14 0 7 14 0 NMOS L=5.0U W=15.0U
M15 1 12 7 1 PMOS L=5.0U W=10.0U
M16 1 7 14 1 PMOS L=5.0U W=30.0U
M17 1 9 6 1 PMOS L=5.0U W=10.0U
M18 0 15 12 0 NMOS L=5.0U W=15.0U
M19 16 15 0 0 NMOS L=5.0U W=15.0U
M20 16 9 6 0 NMOS L=5.0U W=15.0U
M21 1 15 12 1 PMOS L=5.0U W=30.0U
M22 0 6 17 0 NMOS L=5.0U W=15.0U
M23 1 15 6 1 PMOS L=5.0U W=10.0U
M24 1 6 17 1 PMOS L=5.0U W=30.0U
M25 1 12 5 1 PMOS L=5.0U W=10.0U
M26 18 10 0 0 NMOS L=5.0U W=15.0U
M27 18 12 5 0 NMOS L=5.0U W=15.0U
M28 0 5 19 0 NMOS L=5.0U W=15.0U
M29 1 10 5 1 PMOS L=5.0U W=10.0U
M30 1 5 19 1 PMOS L=5.0U W=30.0U
M31 1 10 2 1 PMOS L=5.0U W=10.0U
M32 20 15 0 0 NMOS L=5.0U W=15.0U
M33 20 10 2 0 NMOS L=5.0U W=15.0U
M34 0 2 21 0 NMOS L=5.0U W=15.0U
M35 1 2 21 1 PMOS L=5.0U W=30.0U
M36 1 15 2 1 PMOS L=5.0U W=10.0U
C37 1 0 0.1145PF
C38 0 0 0.561PF
C39 15 0 0.157PF
C40 2 0 0.312PF
C41 21 0 0.180PF
C42 10 0 0.151PF
C43 5 0 0.302PF
C44 19 0 0.180PF
C45 12 0 0.182PF
C46 6 0 0.291PF
C47 17 0 0.180PF
```

```

CA8 9 0 0.171PF
CA9 7 0 0.229PF
C10 14 0 0.180PF
CS1 3 0 0.50PF
VIN1 15 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VIN2 10 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP2 8 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(14) V(21) V(17) (0V,5V)
.END

```





Figure B-6. SPICE Plot of Internal Node Precharge Decoder with Transmission Gate Widths Three Times the Basic Widths.




Figure B-7. Node Plot of Decoder Precharged at External Nodes.

Table B-3

2X4 DECODER ALL OUTPUTS PRECHARGED NODE LIST

GND	0
Vdd	1
NMOS	0
PMOS	1
12	2
128	3
2	4
30	5
51	6
77	7
115	8
58	9
13	10
3	11
75	12
33	13
87	14
47	15
7	16
63	17
27	18
38	19
8	20
18	21

1*****11/30/84 ***** SPICE 2G.1 (15OCT80) *****23:26:23*****

CMOS/SOS 2X4 DECODER WITH OUTPUTS PRECHARGED

***** INPUT LISTING TEMPERATURE = 27.000 DEG C

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=5.0U
M2 1 3 5 0 NMOS L=5.0U W=5.0U
M3 1 3 6 0 NMOS L=5.0U W=5.0U
M4 1 3 7 0 NMOS L=5.0U W=5.0U
M5 2 8 1 1 PMOS L=5.0U W=10.0U
M6 5 8 1 1 PMOS L=5.0U W=10.0U
M7 6 8 1 1 PMOS L=5.0U W=10.0U
M8 7 8 1 1 PMOS L=5.0U W=10.0U
M9 0 10 9 0 NMOS L=5.0U W=15.0U
M10 1 9 12 1 PMOS L=5.0U W=10.0U
M11 1 10 9 1 PMOS L=5.0U W=30.0U
M12 14 13 0 0 NMOS L=5.0U W=15.0U
M13 14 9 12 0 NMOS L=5.0U W=15.0U
M14 0 12 7 0 NMOS L=5.0U W=15.0U
M15 1 13 12 1 PMOS L=5.0U W=10.0U
M16 1 12 7 1 PMOS L=5.0U W=30.0U
M17 1 9 15 1 PMOS L=5.0U W=10.0U
M18 0 16 13 0 NMOS L=5.0U W=15.0U
M19 17 16 0 0 NMOS L=5.0U W=15.0U
M20 17 9 15 0 NMOS L=5.0U W=15.0U
M21 1 16 13 1 PMOS L=5.0U W=30.0U
M22 0 15 6 0 NMOS L=5.0U W=15.0U
M23 1 16 15 1 PMOS L=5.0U W=10.0U
M24 1 15 6 1 PMOS L=5.0U W=30.0U
M25 1 13 18 1 PMOS L=5.0U W=10.0U
M26 19 10 0 0 NMOS L=5.0U W=15.0U
M27 19 13 18 0 NMOS L=5.0U W=15.0U
M28 0 18 5 0 NMOS L=5.0U W=15.0U
M29 1 10 18 1 PMOS L=5.0U W=10.0U
M30 1 18 5 1 PMOS L=5.0U W=30.0U
M31 1 10 20 1 PMOS L=5.0U W=10.0U
M32 21 16 0 0 NMOS L=5.0U W=15.0U
M33 21 10 20 0 NMOS L=5.0U W=15.0U
M34 0 20 2 0 NMOS L=5.0U W=15.0U
M35 1 20 2 1 PMOS L=5.0U W=30.0U
M36 1 16 20 1 PMOS L=5.0U W=10.0U
C37 1 0 0.1139PF
C38 0 0 0.561PF
C39 16 0 0.157PF
C40 20 0 0.126PF
C41 2 0 0.234PF
C42 10 0 0.151PF
C43 18 0 0.127PF
C44 5 0 0.234PF
C45 13 0 0.182PF
C46 15 0 0.120PF
```

```

C47 6 0 0.234PF
C48 9 0 0.171PF
C49 12 0 0.128PF
C50 7 0 0.234PF
C51 3 0 0.50PF
VIN1 16 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VIN2 10 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VPH11 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VPH11BAR 8 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(7) V(2) V(6) (0V,5V)
.END

```




Figure B-8. SPICE Plot of Decoder Outputs Using Basic Width Transmission Gates.

```

1*****11/30/84 ***** SPICE 2G.1 (15OCT80) *****23:26:40*****
0          CMOS/SOS 2X4 DECODER WITH OUTPUTS PRECHARGED - WIDTH TIMES TWO
0****      INPUT LISTING                      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=10.0U
M2 1 3 5 0 NMOS L=5.0U W=10.0U
M3 1 3 6 0 NMOS L=5.0U W=10.0U
M4 1 3 7 0 NMOS L=5.0U W=10.0U
M5 2 8 1 1 PMOS L=5.0U W=20.0U
M6 5 8 1 1 PMOS L=5.0U W=20.0U
M7 6 8 1 1 PMOS L=5.0U W=20.0U
M8 7 8 1 1 PMOS L=5.0U W=20.0U
M9 0 10 9 0 NMOS L=5.0U W=15.0U
M10 1 9 12 1 PMOS L=5.0U W=10.0U
M11 1 10 9 1 PMOS L=5.0U W=30.0U
M12 14 13 0 0 NMOS L=5.0U W=15.0U
M13 14 9 12 0 NMOS L=5.0U W=15.0U
M14 0 12 7 0 NMOS L=5.0U W=15.0U
M15 1 13 12 1 PMOS L=5.0U W=10.0U
M16 1 12 7 1 PMOS L=5.0U W=30.0U
M17 1 9 15 1 PMOS L=5.0U W=10.0U
M18 0 16 13 0 NMOS L=5.0U W=15.0U
M19 17 16 0 0 NMOS L=5.0U W=15.0U
M20 17 9 15 0 NMOS L=5.0U W=15.0U
M21 1 16 13 1 PMOS L=5.0U W=30.0U
M22 0 15 6 0 NMOS L=5.0U W=15.0U
M23 1 16 15 1 PMOS L=5.0U W=10.0U
M24 1 15 6 1 PMOS L=5.0U W=30.0U
M25 1 13 18 1 PMOS L=5.0U W=10.0U
M26 19 10 0 0 NMOS L=5.0U W=15.0U
M27 19 13 18 0 NMOS L=5.0U W=15.0U
M28 0 18 5 0 NMOS L=5.0U W=15.0U
M29 1 10 18 1 PMOS L=5.0U W=10.0U
M30 1 18 5 1 PMOS L=5.0U W=30.0U
M31 1 10 20 1 PMOS L=5.0U W=10.0U
M32 21 16 0 0 NMOS L=5.0U W=15.0U
M33 21 10 20 0 NMOS L=5.0U W=15.0U
M34 0 20 2 0 NMOS L=5.0U W=15.0U
M35 1 20 2 1 PMOS L=5.0U W=30.0U
M36 1 16 20 1 PMOS L=5.0U W=10.0U
C37 1 0 0.1139PF
C38 0 0 0.561PF
C39 16 0 0.157PF
C40 20 0 0.126PF
C41 2 0 0.234PF
C42 10 0 0.151PF
C43 18 0 0.127PF
C44 5 0 0.234PF
C45 13 0 0.182PF
C46 15 0 0.120PF
C47 6 0 0.234PF

```

```

C48 9 0 0.171PF
C49 12 0 0.128PF
C50 7 0 0.234PF
C51 3 0 0.50PF
VIN1 16 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VIN2 10 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VPHI1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VPHI1BAR 8 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(7) V(2) V(6) (0V,5V)
.END

```





Figure B-9. SPICE Plot of Precharged Decoder Outputs
Transmission Gate Widths Doubled.

```

I*****11/30/84 ***** SPICE 2G.1 (15OCT80) *****23:26:55*****
0      CMOS/SOS 2X4 DECODER WITH OUTPUTS PRECHARGED
g****  INPUT LISTING                      TEMPERATURE = 27.000 DEG C
g*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=15.0U
M2 1 3 5 0 NMOS L=5.0U W=15.0U
M3 1 3 6 0 NMOS L=5.0U W=15.0U
M4 1 3 7 0 NMOS L=5.0U W=15.0U
M5 2 8 1 1 PMOS L=5.0U W=30.0U
M6 5 8 1 1 PMOS L=5.0U W=30.0U
M7 6 8 1 1 PMOS L=5.0U W=30.0U
M8 7 8 1 1 PMOS L=5.0U W=30.0U
M9 0 10 9 0 NMOS L=5.0U W=15.0U
M10 1 9 12 1 PMOS L=5.0U W=10.0U
M11 1 10 9 1 PMOS L=5.0U W=30.0U
M12 14 13 0 0 NMOS L=5.0U W=15.0U
M13 14 9 12 0 NMOS L=5.0U W=15.0U
M14 0 12 7 0 NMOS L=5.0U W=15.0U
M15 1 13 12 1 PMOS L=5.0U W=10.0U
M16 1 12 7 1 PMOS L=5.0U W=30.0U
M17 1 9 15 1 PMOS L=5.0U W=10.0U
M18 0 16 13 0 NMOS L=5.0U W=15.0U
M19 17 16 0 0 NMOS L=5.0U W=15.0U
M20 17 9 15 0 NMOS L=5.0U W=15.0U
M21 1 16 13 1 PMOS L=5.0U W=30.0U
M22 0 15 6 0 NMOS L=5.0U W=15.0U
M23 1 16 15 1 PMOS L=5.0U W=10.0U
M24 1 15 6 1 PMOS L=5.0U W=30.0U
M25 1 13 18 1 PMOS L=5.0U W=10.0U
M26 19 10 0 0 NMOS L=5.0U W=15.0U
M27 19 13 18 0 NMOS L=5.0U W=15.0U
M28 0 18 5 0 NMOS L=5.0U W=15.0U
M29 1 10 18 1 PMOS L=5.0U W=10.0U
M30 1 18 5 1 PMOS L=5.0U W=30.0U
M31 1 10 20 1 PMOS L=5.0U W=10.0U
M32 21 16 0 0 NMOS L=5.0U W=15.0U
M33 21 10 20 0 NMOS L=5.0U W=15.0U
M34 0 20 2 0 NMOS L=5.0U W=15.0U
M35 1 20 2 1 PMOS L=5.0U W=30.0U
M36 1 16 20 1 PMOS L=5.0U W=10.0U
C37 1 0 0.1139PF
C38 0 0 0.561PF
C39 16 0 0.157PF
C40 20 0 0.126PF
C41 2 0 0.234PF
C42 10 0 0.151PF
C43 18 0 0.127PF
C44 5 0 0.234PF
C45 13 0 0.182PF
C46 15 0 0.120PF
C47 6 0 0.234PF

```

```

C43 9 0 0.171PF
C49 12 0 0.128PF
C50 7 0 0.234PF
C51 3 0 0.50PF
VIN1 16 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VIN2 10 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VPHI1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VPHI1BAR 8 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(7) V(2) V(6) (0V,5V)
.END

```




Figure B-10. SPICE Plot of Precharged Decoder Outputs
Transmission Gate Widths Tripled.




Figure B-11. Basic B Register Node Plot.

Table B-4

BASIC B REGISTER NODE LIST

GND	0
VDD	1
NMOS	0
PMOS	1
34	2
68	3
126	4
93	5
125	6
92	7
124	8
31	9
123	10
64	11
25	12
100	13
3	14
7	15
36	16
35	17
37	18
33	19
70	20
70	21
1	22
10	23
5	24
1	25
3	26
12	27
11	28
30	29

```

1*****10/05/84 ***** SPICE 2G.1 (15OCT80) *****04:27:06*****
0      CMOS/SOS B REGISTER BASIC TRANSIENT ANALYSIS
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 4 3 2 0 NMOS L=5.0U W=5.0U
M2 6 3 5 0 NMOS L=5.0U W=5.0U
M3 8 3 7 0 NMOS L=5.0U W=5.0U
M4 10 3 9 0 NMOS L=5.0U W=5.0U
M5 2 11 4 1 PMOS L=5.0U W=10.0U
M6 5 11 6 1 PMOS L=5.0U W=10.0U
M7 7 11 8 1 PMOS L=5.0U W=10.0U
M8 9 11 10 1 PMOS L=5.0U W=10.0U
M9 0 13 12 0 NMOS L=5.0U W=15.0U
M10 1 13 12 1 PMOS L=5.0U W=30.0U
M11 16 2 1 1 PMOS L=5.0U W=30.0U
M12 17 5 1 1 PMOS L=5.0U W=30.0U
M13 18 7 1 1 PMOS L=5.0U W=30.0U
M14 19 9 1 1 PMOS L=5.0U W=30.0U
M15 1 20 11 1 PMOS L=5.0U W=10.0U
M16 0 2 16 0 NMOS L=5.0U W=15.0U
M17 0 5 17 0 NMOS L=5.0U W=15.0U
M18 0 7 18 0 NMOS L=5.0U W=15.0U
M19 0 9 19 0 NMOS L=5.0U W=15.0U
M20 21 12 0 0 NMOS L=5.0U W=15.0U
M21 21 20 11 0 NMOS L=5.0U W=15.0U
M22 0 11 3 0 NMOS L=5.0U W=15.0U
M23 1 11 3 1 PMOS L=5.0U W=30.0U
M24 1 12 11 1 PMOS L=5.0U W=10.0U
M25 16 23 22 0 NMOS L=5.0U W=5.0U
M26 17 23 24 0 NMOS L=5.0U W=5.0U
M27 18 23 25 0 NMOS L=5.0U W=5.0U
M28 19 23 26 0 NMOS L=5.0U W=5.0U
M29 1 12 27 1 PMOS L=5.0U W=10.0U
M30 22 27 16 1 FMOS L=5.0U W=10.0U
M31 24 27 17 1 FMOS L=5.0U W=10.0U
M32 25 27 18 1 FMOS L=5.0U W=10.0U
M33 26 27 19 1 FMOS L=5.0U W=10.0U
M34 29 28 0 0 NMOS L=5.0U W=15.0U
M35 29 12 27 0 NMOS L=5.0U W=15.0U
M36 0 27 23 0 NMOS L=5.0U W=15.0U
M37 1 27 23 1 PMOS L=5.0U W=30.0U
M38 1 28 27 1 PMOS L=5.0U W=10.0U
C39 26 0 0.84PF
C40 25 0 0.84PF
C41 24 0 0.84PF
C42 22 0 0.84PF
C43 1 0 0.700PF
C44 0 0 0.505PF
C45 27 0 0.181PF
C46 23 0 0.120PF

```

```

C47 12 0 0.230PF
C48 19 0 0.135PF
C49 18 0 0.139PF
C50 17 0 0.145PF
C51 16 0 0.151PF
C52 11 0 0.200PF
C53 3 0 0.155PF
C54 9 0 0.111PF
C55 7 0 0.109PF
C56 5 0 0.114PF
C57 2 0 0.120PF
C58 10 0 0.54PF
C59 8 0 0.54PF
C60 6 0 0.54PF
C61 4 0 0.54PF
VREGSEL 13 0 PULSE (0V 0V 0NS 0NS 0NS 30NS)
VIN1 20 0 PULSE (0V 5V 5NS 0NS 0NS 30NS)
VIN2 28 0 PULSE (0V 5V 5NS 0NS 0NS 30NS)
VDAT1 10 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VDAT2 8 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VDAT3 6 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VDAT4 4 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(26) V(25) (0V,5V)
.END

```




Figure B-12. SPICE Plot of Basic B Register Output.



Table B-5

PRECHARGED 3 REGISTER NODE LIST

GND	0
VDD	1
PMOS	0
PMOS	1
6	2
176	3
19	4
5	5
4	6
3	7
163	8
96	9
80	10
138	11
95	12
137	13
94	14
136	15
93	16
135	17
76	18
37	19
120	20
20	21
48	22
47	23
46	24
45	25
85	26
90	27
32	28
24	29
23	30
42	31

1*****11/28/84 ***** SPICE 2G.1 (15OCT88) *****14:23:37*****

CMOS/SOS PRECHARGED B REGISTER TRANSIENT ANALYSIS

***** INPUT LISTING TEMPERATURE = 27.000 DEG C

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=5.0U
M2 1 3 5 0 NMOS L=5.0U W=5.0U
M3 1 3 6 0 NMOS L=5.0U W=5.0U
M4 1 3 7 0 NMOS L=5.0U W=5.0U
M5 2 8 1 1 PMOS L=5.0U W=10.0U
M6 5 8 1 1 PMOS L=5.0U W=10.0U
M7 6 8 1 1 PMOS L=5.0U W=10.0U
M8 7 8 1 1 PMOS L=5.0U W=10.0U
M9 11 10 9 0 NMOS L=5.0U W=5.0U
M10 13 10 12 0 NMOS L=5.0U W=5.0U
M11 15 10 14 0 NMOS L=5.0U W=5.0U
M12 17 10 16 0 NMOS L=5.0U W=5.0U
M13 9 18 11 1 PMOS L=5.0U W=10.0U
M14 12 18 13 1 PMOS L=5.0U W=10.0U
M15 14 18 15 1 PMOS L=5.0U W=10.0U
M16 16 18 17 1 PMOS L=5.0U W=10.0U
M17 0 20 19 0 NMOS L=5.0U W=15.0U
M18 1 20 19 1 PMOS L=5.0U W=30.0U
M19 22 9 1 1 PMOS L=5.0U W=30.0U
M20 23 12 1 1 PMOS L=5.0U W=30.0U
M21 24 14 1 1 PMOS L=5.0U W=30.0U
M22 25 16 1 1 PMOS L=5.0U W=30.0U
M23 1 26 18 1 PMOS L=5.0U W=10.0U
M24 0 9 22 0 NMOS L=5.0U W=15.0U
M25 0 12 23 0 NMOS L=5.0U W=15.0U
M26 0 14 24 0 NMOS L=5.0U W=15.0U
M27 0 16 25 0 NMOS L=5.0U W=15.0U
M28 27 19 0 0 NMOS L=5.0U W=15.0U
M29 27 26 18 0 NMOS L=5.0U W=15.0U
M30 0 18 10 0 NMOS L=5.0U W=15.0U
M31 1 18 10 1 PMOS L=5.0U W=30.0U
M32 1 19 13 1 PMOS L=5.0U W=10.0U
M33 22 28 2 0 NMOS L=5.0U W=5.0U
M34 23 28 5 0 NMOS L=5.0U W=5.0U
M35 24 28 6 0 NMOS L=5.0U W=5.0U
M36 25 28 7 0 NMOS L=5.0U W=5.0U
M37 1 19 29 1 PMOS L=5.0U W=10.0U
M38 2 29 22 1 PMOS L=5.0U W=10.0U
M39 5 29 23 1 PMOS L=5.0U W=10.0U
M40 6 29 24 1 PMOS L=5.0U W=10.0U
M41 7 29 25 1 PMOS L=5.0U W=10.0U
M42 31 30 3 0 NMOS L=5.0U W=15.0U
M43 31 19 29 0 NMOS L=5.0U W=15.0U
M44 0 29 23 0 NMOS L=5.0U W=15.0U
M45 1 29 23 1 PMOS L=5.0U W=30.0U
M46 1 30 29 1 PMOS L=5.0U W=10.0U
C47 7 0 0.94PF
```

```

C48 6 0 0.94PF
C49 5 0 0.94PF
C50 2 0 0.94PF
C51 1 0 0.1103PF
C52 0 0 0.505PF
C53 29 0 0.181PF
C54 28 0 0.128PF
C55 19 0 0.230PF
C56 25 0 0.135PF
C57 24 0 0.139PF
C58 23 0 0.145PF
C59 22 0 0.151PF
C60 18 0 0.208PF
C61 10 0 0.155PF
C62 16 0 0.111PF
C63 14 0 0.109PF
C64 12 0 0.114PF
C65 9 0 0.120PF
C66 17 0 0.54PF
C67 15 0 0.54PF
C68 13 0 0.54PF
C69 11 0 0.54PF
C70 3 0 0.50PF
VREGSEL 20 0 PULSE (0V 0V 0NS 0NS 0NS 30NS)
VIN1 26 0 PULSE (0V 5V 5NS 0NS 0NS 30NS)
VIN2 30 0 PULSE (0V 5V 5NS 0NS 0NS 30NS)
VDAT1 17 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VDAT2 15 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VDAT3 13 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VDAT4 11 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 8 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(7) V(6) (0V,5V)
.END

```




Figure B-14. SPICE Plot of Precharged B Register Output Using Basic transmission Gates.

1*****11/28/84 ***** SPICE 2G.1 (15OCT80) *****12:24:32*****

CMOS/SOS PRECHARGED B REGISTER TRANSIENT ANALYSIS - WIDTH TIMES TWO

INPUT LISTING TEMPERATURE = 27.000 DEG C

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=10.0U
M2 1 3 5 0 NMOS L=5.0U W=10.0U
M3 1 3 6 0 NMOS L=5.0U W=10.0U
M4 1 3 7 0 NMOS L=5.0U W=10.0U
M5 2 8 1 1 PMOS L=5.0U W=20.0U
M6 5 8 1 1 PMOS L=5.0U W=20.0U
M7 6 8 1 1 PMOS L=5.0U W=20.0U
M8 7 8 1 1 PMOS L=5.0U W=20.0U
M9 11 10 9 0 NMOS L=5.0U W=5.0U
M10 13 10 12 0 NMOS L=5.0U W=5.0U
M11 15 10 14 0 NMOS L=5.0U W=5.0U
M12 17 10 16 0 NMOS L=5.0U W=5.0U
M13 9 18 11 1 PMOS L=5.0U W=10.0U
M14 12 18 13 1 PMOS L=5.0U W=10.0U
M15 14 18 15 1 PMOS L=5.0U W=10.0U
M16 16 18 17 1 PMOS L=5.0U W=10.0U
M17 0 20 19 0 NMOS L=5.0U W=15.0U
M18 1 20 19 1 PMOS L=5.0U W=30.0U
M19 22 9 1 1 PMOS L=5.0U W=30.0U
M20 23 12 1 1 PMOS L=5.0U W=30.0U
M21 24 14 1 1 PMOS L=5.0U W=30.0U
M22 25 16 1 1 PMOS L=5.0U W=30.0U
M23 1 26 18 1 PMOS L=5.0U W=10.0U
M24 0 3 22 0 NMOS L=5.0U W=15.0U
M25 0 12 23 0 NMOS L=5.0U W=15.0U
M26 0 14 24 0 NMOS L=5.0U W=15.0U
M27 0 16 25 0 NMOS L=5.0U W=15.0U
M28 27 19 0 0 NMOS L=5.0U W=15.0U
M29 27 26 18 0 NMOS L=5.0U W=15.0U
M30 0 18 10 0 NMOS L=5.0U W=15.0U
M31 1 18 10 1 PMOS L=5.0U W=30.0U
M32 1 19 13 1 PMOS L=5.0U W=10.0U
M33 22 28 2 0 NMOS L=5.0U W=5.0U
M34 23 28 5 0 NMOS L=5.0U W=5.0U
M35 24 28 6 0 NMOS L=5.0U W=5.0U
M36 25 28 7 0 NMOS L=5.0U W=5.0U
M37 1 19 29 1 PMOS L=5.0U W=10.0U
M38 2 29 22 1 PMOS L=5.0U W=10.0U
M39 5 29 23 1 PMOS L=5.0U W=10.0U
M40 6 29 24 1 PMOS L=5.0U W=10.0U
M41 7 29 25 1 PMOS L=5.0U W=10.0U
M42 31 30 3 0 NMOS L=5.0U W=15.0U
M43 31 19 29 0 NMOS L=5.0U W=15.0U
M44 0 29 23 0 NMOS L=5.0U W=15.0U
M45 1 29 23 1 PMOS L=5.0U W=30.0U
M46 1 30 29 1 PMOS L=5.0U W=10.0U
C47 7 0 0.94PF
```

```

C48 6 0 0.94PF
C49 5 0 0.94PF
C50 2 0 0.94PF
C51 1 0 0.1103PF
C52 0 0 0.505PF
C53 29 0 0.181PF
C54 28 0 0.128PF
C55 19 0 0.230PF
C56 25 0 0.135PF
C57 24 0 0.139PF
C58 23 0 0.145PF
C59 22 0 0.151PF
C60 18 0 0.208PF
C61 10 0 0.155PF
C62 16 0 0.111PF
C63 14 0 0.109PF
C64 12 0 0.114PF
C65 9 0 0.120PF
C66 17 0 0.54PF
C67 15 0 0.54PF
C68 13 0 0.54PF
C69 11 0 0.54PF
C70 3 0 0.50PF
VREGSEL 20 0 PULSE (0V 0V 0NS 0NS 0NS 30NS)
VIN1 26 0 PULSE (0V 5V 5NS 0NS 0NS 30NS)
VIN2 30 0 PULSE (0V 5V 5NS 0NS 0NS 30NS)
VDAT1 17 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VDAT2 15 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VDAT3 13 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VDAT4 11 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 8 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(7) V(6) (0V,5V)
.END

```




Figure B-15. SPICE Plot of Precharged B Register Output Using Transmission Gate Widths Twice the Basic Widths.

1*****11/28/84 ***** SPICE 2G.1 (15OCT80) *****12:24:43*****

CMOS/SOS PRECHARGED B REGISTER TRANSIENT ANALYSIS - WIDTH TIMES

INPUT LISTING

TEMPERATURE = 27.000 DEG C

.WIDTH OUT=80

.OPTIONS ITL1=500 ITL5=0

.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)

+LEVEL=1

.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)

+LEVEL=1

VDD 1 0 DC 5V

M1 1 3 2 0 NMOS L=5.0U W=15.0U

M2 1 3 5 0 NMOS L=5.0U W=15.0U

M3 1 3 6 0 NMOS L=5.0U W=15.0U

M4 1 3 7 0 NMOS L=5.0U W=15.0U

M5 2 8 1 1 PMOS L=5.0U W=30.0U

M6 5 8 1 1 PMOS L=5.0U W=30.0U

M7 6 8 1 1 PMOS L=5.0U W=30.0U

M8 7 8 1 1 PMOS L=5.0U W=30.0U

M9 11 10 9 0 NMOS L=5.0U W=5.0U

M10 13 10 12 0 NMOS L=5.0U W=5.0U

M11 15 10 14 0 NMOS L=5.0U W=5.0U

M12 17 10 16 0 NMOS L=5.0U W=5.0U

M13 9 18 11 1 PMOS L=5.0U W=10.0U

M14 12 18 13 1 FMOS L=5.0U W=10.0U

M15 14 18 15 1 FMOS L=5.0U W=10.0U

M16 16 18 17 1 FMOS L=5.0U W=10.0U

M17 0 20 19 0 NMOS L=5.0U W=15.0U

M18 1 20 19 1 PMOS L=5.0U W=30.0U

M19 22 9 1 1 PMOS L=5.0U W=30.0U

M20 23 12 1 1 PMOS L=5.0U W=30.0U

M21 24 14 1 1 PMOS L=5.0U W=30.0U

M22 25 16 1 1 PMOS L=5.0U W=30.0U

M23 1 26 13 1 PMOS L=5.0U W=10.0U

M24 0 9 22 0 NMOS L=5.0U W=15.0U

M25 0 12 23 0 NMOS L=5.0U W=15.0U

M26 0 14 24 0 NMOS L=5.0U W=15.0U

M27 0 16 25 0 NMOS L=5.0U W=15.0U

M28 27 19 0 0 NMOS L=5.0U W=15.0U

M29 27 26 18 0 NMOS L=5.0U W=15.0U

M30 0 18 10 0 NMOS L=5.0U W=15.0U

M31 1 18 10 1 PMOS L=5.0U W=30.0U

M32 1 19 13 1 PMOS L=5.0U W=10.0U

M33 22 28 2 0 NMOS L=5.0U W=5.0U

M34 23 28 5 0 NMOS L=5.0U W=5.0U

M35 24 28 6 0 NMOS L=5.0U W=5.0U

M36 25 28 7 0 NMOS L=5.0U W=5.0U

M37 1 19 29 1 PMOS L=5.0U W=10.0U

M38 2 29 22 1 PMOS L=5.0U W=10.0U

M39 5 29 23 1 PMOS L=5.0U W=10.0U

M40 6 29 24 1 PMOS L=5.0U W=10.0U

M41 7 29 25 1 PMOS L=5.0U W=10.0U

M42 31 30 0 0 NMOS L=5.0U W=15.0U

M43 31 19 29 0 NMOS L=5.0U W=15.0U

M44 0 20 23 0 NMOS L=5.0U W=15.0U

M45 1 29 23 1 PMOS L=5.0U W=30.0U

M46 1 30 23 1 PMOS L=5.0U W=10.0U

C47 7 0 0.34PF

```

C43 6 0 0.94PF
C49 5 0 0.94PF
C50 2 0 0.94PF
C51 1 0 0.1103PF
C52 0 0 0.505PF
C53 29 0 0.181PF
C54 23 0 0.128PF
C55 19 0 0.230PF
C56 25 0 0.135PF
C57 24 0 0.139PF
C58 23 0 0.145PF
C59 22 0 0.151PF
C60 18 0 0.208PF
C61 10 0 0.155PF
C62 16 0 0.111PF
C63 14 0 0.109PF
C64 12 0 0.114PF
C65 9 0 0.120PF
C66 17 0 0.54PF
C67 15 0 0.54PF
C68 13 0 0.54PF
C69 11 0 0.54PF
C70 3 0 0.50PF
VREGSEL 20 0 PULSE (0V 0V 0NS 0NS 0NS 30NS)
VIN1 26 0 PULSE (0V 5V 5NS 0NS 0NS 30NS)
VIN2 30 0 PULSE (0V 5V 5NS 0NS 0NS 30NS)
VDATE1 17 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VDATE2 15 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VDATE3 13 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VDATE4 11 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 8 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(7) V(6) (0V,5V)
.END

```




Figure B-16. SPICE Plot of Precharged B Register Output Using Transmission gate Widths Three Times the Basic Widths.




Figure B-17. Basic RAM Cell Node Plot.

Table B-6

BASIC RAM CELL NODE LIST

GND	0
Vcc	1
N100S	0
P100S	1
4	2
16	3
15	4
13	5
14	6
6	7
10	8
3	9

1*****11/28/84 ***** SPICE 2G.1 (15OCT80) *****13:21:16*****

0 CMOS/SOS BASIC RAM CELL TRANSIENT ANALYSIS - 010 INPUT

0**** INPUT LISTING TEMPERATURE = 27.000 DEG C

0*****

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 4 3 0 0 NMOS L=5.0U W=15.0U
M2 3 4 0 0 NMOS L=5.0U W=15.0U
M3 4 6 5 0 NMOS L=5.0U W=5.0U
M4 7 6 3 0 NMOS L=5.0U W=5.0U
M5 1 3 4 1 PMOS L=5.0U W=30.0U
M6 1 4 3 1 PMOS L=5.0U W=30.0U
M7 9 7 1 1 PMOS L=5.0U W=30.0U
M8 0 7 9 0 NMOS L=5.0U W=15.0U
C9 9 0 0.71PF
C10 0 0 0.291PF
C11 7 0 0.92PF
C12 1 0 0.292PF
C13 6 0 0.108PF
C14 4 0 0.182PF
C15 3 0 0.185PF
VIN1 7 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VIN2 5 0 PULSE (5V 0V 5NS 0NS 0NS 5NS)
VPASS 6 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(9) (0V,5V)
.END
```

1*****11/28/84 ***** SPICE 2G.1 (15OCT80) *****13:22:20*****

0 CMOS/SOS BASIC RAM CELL TRANSIENT ANALYSIS - 101 INPUT

0**** INPUT LISTING TEMPERATURE = 27.000 DEG C

0*****

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 4 3 0 0 NMOS L=5.0U W=15.0U
M2 3 4 0 0 NMOS L=5.0U W=15.0U
M3 4 6 5 0 NMOS L=5.0U W=5.0U
M4 7 6 3 0 NMOS L=5.0U W=5.0U
M5 1 3 4 1 PMOS L=5.0U W=30.0U
M6 1 4 3 1 PMOS L=5.0U W=30.0U
M7 9 7 1 1 PMOS L=5.0U W=30.0U
M8 0 7 9 0 NMOS L=5.0U W=15.0U
C9 9 0 0.71PF
C10 0 0 0.291PF
C11 7 0 0.92PF
C12 1 0 0.292PF
C13 6 0 0.100PF
C14 4 0 0.182PF
C15 3 0 0.105PF
VIN1 7 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VIN2 5 0 PULSE (5V 0V 5NS 0NS 0NS 5NS)
VPASS 6 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(9) (0V,5V)
.END
```

```

*****11/20/84 ***** SPICE 2G.1 (15OCT88) *****13:21:16*****
# CMOS/SOS BASIC RAM CELL TRANSIENT ANALYSIS - #10 INPUT
#**** TRANSIENT ANALYSIS TEMPERATURE = 27.000 DEG C
#*****

```




Figure B-18. SPICE Plot of RAM Cell with Input 010.




Figure B-19. SPICE Plot of RAM Cell with Input 101.




Figure B-20. Precharged RAM Cell Node Plot.

Table B-7

PRECHARGED RAM CELL NODE LIST

GN	0
V ₁	1
V ₂	0
V ₃	1
V ₄	2
24	3
23	4
21	5
22	6
0	7
12	8
3	9
10	10
12	11


```

1*****11/28/84 ***** SPICE 2G.1 (15OCT80) *****13:49:45*****
0      CMOS/SOS PRECHARGED RAM CELL TRANSIENT ANALYSIS - 010 INPUT
0****  INPUT LISTING                      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 4 3 0 0 NMOS L=5.0U W=15.0U
M2 3 4 0 0 NMOS L=5.0U W=15.0U
M3 4 6 5 0 NMOS L=5.0U W=5.0U
M4 7 6 3 0 NMOS L=5.0U W=5.0U
M5 1 3 4 1 PMOS L=5.0U W=30.0U
M6 1 4 3 1 PMOS L=5.0U W=30.0U
M7 1 10 9 0 NMOS L=5.0U W=5.0U
M8 9 7 1 1 PMOS L=5.0U W=30.0U
M9 9 11 1 1 PMOS L=5.0U W=10.0U
M10 0 7 9 0 NMOS L=5.0U W=15.0U
C11 9 0 0.81PF
C12 0 0 0.243PF
C13 7 0 0.92PF
C14 1 0 0.389PF
C15 6 0 0.108PF
C16 4 0 0.182PF
C17 3 0 0.185PF
VIN1 7 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VIN2 5 0 PULSE (5V 0V 5NS 0NS 0NS 5NS)
VPASS 6 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VP1 10 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 11 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(9) (0V.5V)
.END

```

	TIME	V(9)	
X	#	d+##	1.25d+## 2.5d+## 3.75d+## 5.0d+##
#	d+##	5.000d+##	
5.000d-10	5.000d+##		
1.000d-09	5.000d+##		
1.500d-09	5.000d+##		
2.000d-09	5.000d+##		
2.500d-09	5.000d+##		
3.000d-09	5.000d+##		
3.500d-09	5.000d+##		
4.000d-09	5.000d+##		
4.500d-09	5.000d+##		
5.000d-09	5.000d+##		
5.500d-09	4.893d+##		
6.000d-09	4.533d+##		
6.500d-09	4.189d+##		
7.000d-09	3.862d+##		
7.500d-09	3.453d+##		
8.000d-09	3.090d+##		
8.500d-09	2.744d+##		
9.000d-09	2.409d+##		
9.500d-09	2.110d+##		
1.000d-08	1.826d+##		
1.050d-08	1.569d+##		
1.100d-08	1.344d+##		
1.150d-08	1.146d+##		
1.200d-08	9.750d-01		
1.250d-08	8.263d-01		
1.300d-08	6.910d-01		
1.350d-08	5.848d-01		
1.400d-08	4.866d-01		
1.450d-08	4.075d-01		
1.500d-08	3.412d-01		
1.550d-08	2.813d-01		
1.600d-08	3.745d-01		
1.650d-08	7.525d-01		
1.700d-08	1.122d+00		
1.750d-08	1.565d+00		
1.800d-08	1.879d+00		
1.850d-08	2.224d+00		
1.900d-08	2.555d+00		
1.950d-08	2.865d+00		
2.000d-08	3.147d+00		
2.050d-08	3.403d+00		
2.100d-08	3.626d+00		
2.150d-08	3.820d+00		
2.200d-08	4.010d+00		
2.250d-08	4.168d+00		
2.300d-08	4.293d+00		
2.350d-08	4.406d+00		
2.400d-08	4.501d+00		
2.450d-08	4.566d+00		
2.500d-08	4.653d+00		
2.550d-08	4.711d+00		
2.600d-08	4.761d+00		
2.650d-08	4.800d+00		
2.700d-08	4.825d+00		
2.750d-08	4.863d+00		
2.800d-08	4.866d+00		
2.850d-08	4.906d+00		
2.900d-08	4.922d+00		
2.950d-08	4.925d+00		
3.000d-08	4.947d+00		
3.050d-08	4.956d+00		
3.100d-08	4.963d+00		
3.150d-08	4.970d+00		
3.200d-08	4.975d+00		
3.250d-08	4.979d+00		
3.300d-08	4.983d+00		
3.350d-08	4.986d+00		
3.400d-08	4.988d+00		
3.450d-08	4.990d+00		
3.500d-08	4.992d+00		
3.550d-08	4.993d+00		
3.600d-08	4.995d+00		
3.650d-08	4.996d+00		
3.700d-08	4.996d+00		
3.750d-08	4.997d+00		
3.800d-08	4.997d+00		
3.850d-08	4.998d+00		
3.900d-08	4.998d+00		
3.950d-08	4.999d+00		
4.000d-08	4.999d+00		

B-49

```

1*****11/28/84 ***** SPICE 2G.1 (15OCT88) *****13:49:57*****
CMOS/SOS PRECHARGED RAM CELL TRANSIENT ANALYSIS - 101 INPUT
***** INPUT LISTING TEMPERATURE = 27.000 DEG C
*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 4 3 0 0 NMOS L=5.0U W=15.0U
M2 3 4 0 0 NMOS L=5.0U W=15.0U
M3 4 6 5 0 NMOS L=5.0U W=5.0U
M4 7 6 3 0 NMOS L=5.0U W=5.0U
M5 1 3 4 1 PMOS L=5.0U W=30.0U
M6 1 4 3 1 PMOS L=5.0U W=30.0U
M7 1 10 9 0 NMOS L=5.0U W=5.0U
M8 9 7 1 1 PMOS L=5.0U W=30.0U
M9 9 11 1 1 PMOS L=5.0U W=10.0U
M10 0 7 9 0 NMOS L=5.0U W=15.0U
C11 9 0 0.31PF
C12 0 0 0.243PF
C13 7 0 0.92PF
C14 1 0 0.389PF
C15 6 0 0.108PF
C16 4 0 0.102PF
C17 3 0 0.185PF
VIN1 7 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VIN2 5 0 PULSE (5V 0V 5NS 0NS 0NS 5NS)
VPASS 6 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VP1 10 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 11 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(9) (0V,5V)
.END

```




Figure B-22. SPICE Plot of Precharged RAM Cell Output Using Basic Transmission Gate and Input 101.

1*****11/28/34 ***** SPICE 2G.1 (15OCT80) *****12:44:46*****

CMOS/SOS PRECHARGED RAM CELL TRANSIENT ANALYSIS - 010 INPUT -

***** INPUT LISTING TEMPERATURE = 27.000 DEG C

.WIDTH OUT=80

.OPTIONS ITL1=500 ITL5=0

.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)

+LEVEL=1

.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)

+LEVEL=1

VDD 1 0 DC 5V

M1 4 3 0 0 NMOS L=5.0U W=15.0U

M2 3 4 0 0 NMOS L=5.0U W=15.0U

M3 4 6 5 0 NMOS L=5.0U W=5.0U

M4 7 6 3 0 NMOS L=5.0U W=5.0U

M5 1 3 4 1 PMOS L=5.0U W=30.0U

M6 1 4 3 1 PMOS L=5.0U W=30.0U

M7 1 10 9 0 NMOS L=5.0U W=10.0U

M8 9 7 1 1 PMOS L=5.0U W=30.0U

M9 9 11 1 1 PMOS L=5.0U W=20.0U

M10 0 7 9 0 NMOS L=5.0U W=15.0U

C11 9 0 0.81PF

C12 0 0 0.243PF

C13 7 0 0.92PF

C14 1 0 0.389PF

C15 6 0 0.108PF

C16 4 0 0.182PF

C17 3 0 0.185PF

VIN1 7 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)

VIN2 5 0 PULSE (5V 0V 5NS 0NS 0NS 5NS)

VPASS 6 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)

VP1 10 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)

VP1BAR 11 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)

.TRAN 0.5NS 40NS

.PLOT TRAN V(9) (0V,5V)

.END




Figure B-23. SPICE Plot of Precharged RAM Cell Output with Input 010 and Transmission Gate Widths Twice the Basic Widths.

```

1*****11/28/84 ***** SPICE 2G.1 (15OCT88) *****12:58:54*****
0      CMOS/SOS PRECHARGED RAM CELL TRANSIENT ANALYSIS - 101 INPUT -
0****  INPUT LISTING                                TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 4 3 0 0 NMOS L=5.0U W=15.0U
M2 3 4 0 0 NMOS L=5.0U W=15.0U
M3 4 6 5 0 NMOS L=5.0U W=5.0U
M4 7 6 3 0 NMOS L=5.0U W=5.0U
M5 1 3 4 1 PMOS L=5.0U W=30.0U
M6 1 4 3 1 PMOS L=5.0U W=30.0U
M7 1 10 9 0 NMOS L=5.0U W=10.0U
M8 9 7 1 1 PMOS L=5.0U W=30.0U
M9 9 11 1 1 PMOS L=5.0U W=20.0U
M10 0 7 9 0 NMOS L=5.0U W=15.0U
C11 9 0 0.81PF
C12 0 0 0.243PF
C13 7 0 0.32PF
C14 1 0 0.389PF
C15 6 0 0.108PF
C16 4 0 0.182PF
C17 3 0 0.185PF
VIN1 7 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VIN2 5 0 PULSE (5V 0V 5NS 0NS 0NS 5NS)
VPASS 6 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VP1 10 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 11 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(9) (0V,5V)
.END

```

```

*****11/28/84 ***** SPICE 2G.1 (15OCT88) *****12:58:54*****
#      CMOS/SOS PRECHARGED RAM CELL TRANSIENT ANALYSIS - 101 INPUT - WIDTH X2
#****      TRANSIENT ANALYSIS      TEMPERATURE = 27.000 DEG C
#*****

```




Figure B-24. SPICE Plot of Precharged RAM Cell with Input 101, and Transmission Gate Widths Twice the Basic Widths.


```

1*****11/28/84 ***** SPICE 2G.1 (15OCT80) *****12:44:57*****
0      CMOS/SOS PRECHARGED RAM CELL TRANSIENT ANALYSIS - 010 INPUT -
0****  INPUT LISTING                                TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 4 3 0 0 NMOS L=5.0U W=15.0U
M2 3 4 0 0 NMOS L=5.0U W=15.0U
M3 4 6 5 0 NMOS L=5.0U W=5.0U
M4 7 6 3 0 NMOS L=5.0U W=5.0U
M5 1 3 4 1 PMOS L=5.0U W=30.0U
M6 1 4 3 1 PMOS L=5.0U W=30.0U
M7 1 10 9 0 NMOS L=5.0U W=15.0U
M8 9 7 1 1 PMOS L=5.0U W=30.0U
M9 9 11 1 1 PMOS L=5.0U W=30.0U
M10 0 7 9 0 NMOS L=5.0U W=15.0U
C11 9 0 0.81PF
C12 0 0 0.243PF
C13 7 0 0.92PF
C14 1 0 0.389PF
C15 6 0 0.108PF
C16 4 0 0.182PF
C17 3 0 0.185PF
VIN1 7 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VIN2 5 0 PULSE (5V 0V 5NS 0NS 0NS 5NS)
VPASS 6 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VP1 10 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 11 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(9) (0V,5V)
.END

```




Figure B-25. SPICE Plot of Precharged RAM Cell Output, with Input 010 and Transmission Gate Widths Tripled.

```

1*****11/28/84 ***** SPICE 2G.1 (15OCT88) *****12:51:03*****
0      CMOS/SOS PRECHARGED RAM CELL TRANSIENT ANALYSIS - 10 1INPUT -
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 4 3 0 0 NMOS L=5.0U W=15.0U
M2 3 4 0 0 NMOS L=5.0U W=15.0U
M3 4 6 5 0 NMOS L=5.0U W=5.0U
M4 7 6 3 0 NMOS L=5.0U W=5.0U
M5 1 3 4 1 PMOS L=5.0U W=30.0U
M6 1 4 3 1 PMOS L=5.0U W=30.0U
M7 1 10 9 0 NMOS L=5.0U W=15.0U
M8 9 7 1 1 PMOS L=5.0U W=30.0U
M9 9 11 1 1 PMOS L=5.0U W=30.0U
M10 0 7 9 0 NMOS L=5.0U W=15.0U
C11 9 0 0.81PF
C12 0 0 0.243PF
C13 7 0 0.92PF
C14 1 0 0.389PF
C15 6 0 0.108PF
C16 4 0 0.182PF
C17 3 0 0.185PF
VIN1 7 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VIN2 5 0 PULSE (5V 0V 5NS 0NS 0NS 5NS)
VPASS 6 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VP1 10 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 11 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(9) (0V,5V)
.END

```

X	TIME	V(1)	0.	d+00	1.25d+00	2.50d+00	3.75d+00	5.00d+00
0.	d+00	4.510d-00	*					
5.000d-10		4.510d-00	*					
1.000d-09		4.510d-00	*					
1.500d-09		4.510d-00	*					
2.000d-09		4.510d-00	*					
2.500d-09		4.510d-00	*					
3.000d-09		4.510d-00	*					
3.500d-09		4.510d-00	*					
4.000d-09		4.510d-00	*					
4.500d-09		1.000d-01	*					
5.000d-09		7.101d-01	*					
5.500d-09		1.263d+00	*					
6.000d-09		2.020d+00	*					
6.500d-09		2.692d+00	*					
7.000d-09		3.090d+00	*					
7.500d-09		3.342d+00	*					
8.000d-09		3.573d+00	*					
8.500d-09		3.700d+00	*					
9.000d-09		3.960d+00	*					
9.500d-09		4.122d+00	*					
1.000d-08		4.263d+00	*					
1.050d-08		4.383d+00	*					
1.100d-08		4.483d+00	*					
1.150d-08		4.566d+00	*					
1.200d-08		4.636d+00	*					
1.250d-08		4.696d+00	*					
1.300d-08		4.749d+00	*					
1.350d-08		4.790d+00	*					
1.400d-08		4.826d+00	*					
1.450d-08		4.856d+00	*					
1.500d-08		4.880d+00	*					
1.550d-08		4.902d+00	*					
1.600d-08		4.920d+00	*					
1.650d-08		4.939d+00	*					
1.700d-08		4.949d+00	*					
1.750d-08		3.665d+00	*					
1.800d-08		3.295d+00	*					
1.850d-08		2.924d+00	*					
1.900d-08		2.593d+00	*					
1.950d-08		2.273d+00	*					
2.000d-08		1.979d+00	*					
2.050d-08		1.710d+00	*					
2.100d-08		1.475d+00	*					
2.150d-08		1.269d+00	*					
2.200d-08		1.096d+00	*					
2.250d-08		9.092d-01	*					
2.300d-08		7.642d-01	*					
2.350d-08		6.434d-01	*					
2.400d-08		5.400d-01	*					
2.450d-08		4.469d-01	*					
2.500d-08		3.775d-01	*					
2.550d-08		3.142d-01	*					
2.600d-08		2.602d-01	*					
2.650d-08		2.170d-01	*					
2.700d-08		1.799d-01	*					
2.750d-08		1.495d-01	*					
2.800d-08		1.243d-01	*					
2.850d-08		1.021d-01	*					
2.900d-08		8.526d-02	*					
2.950d-08		7.048d-02	*					
3.000d-08		5.802d-02	*					
3.050d-08		4.856d-02	*					
3.100d-08		3.978d-02	*					
3.150d-08		3.297d-02	*					
3.200d-08		2.723d-02	*					
3.250d-08								

B-59

Appendix C

This appendix contains SPICE simulation data on the three sections of the ALU bitslice circuit.

Each basic section was simulated first, then two different precharge configurations were simulated for each section. The first section was simulated with precharge of its two output lines and with precharge of four internal nodes. The second section was simulated with precharge of its single output node and with precharge of two internal nodes. The third section was simulated with precharge of its single output and with precharge of four internal nodes. For each precharge configuration, simulations were performed using basic transmission gates, transmission gates with twice the basic transmission gate widths and with transmission gate widths three times the basic widths.

For each circuit configuration, both 010 and 101 inputs were applied to the circuit inputs to permit evaluation of the low-to-high and high-to-low signal waveform transitions.




Figure C-1. Basic Section 1 CLL Plot.




Figure C-2. Basic Bitslice Section 1 Node Plot.

Table C-1

BASIC BITSlice SECTION 1 NODE REFERENCE LIST

GND	0
Vdd	1
NMOS	0
PMOS	1
94	2
113	3
1	4
112	5
8	6
105	7
99	8
39	9
6	10
74	11
102	12
86	13
83	14
82	15
52	16
4	17
69	18
5	19
46	20
45	21
57	22
10	23
41	24
3	25
20	26
26	27
21	28
14	29
23	30

1*****12/31/84 ***** SPICE 2G.1 (15OCT80) *****00:19:16*****

0 CMOS/SOS BASIC SECTION 1 TRANSIENT ANALYSIS - OUTPUT 101

0**** INPUT LISTING TEMPERATURE = 27.000 DEG C

0*****

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 1 PMOS L=5.0U W=10.0U
M2 5 3 2 0 NMOS L=5.0U W=30.0U
M3 7 6 5 0 NMOS L=5.0U W=30.0U
M4 1 6 2 1 PMOS L=5.0U W=10.0U
M5 1 2 8 1 PMOS L=5.0U W=10.0U
M6 0 9 7 0 NMOS L=5.0U W=30.0U
M7 12 11 0 0 NMOS L=5.0U W=15.0U
M8 12 2 8 0 NMOS L=5.0U W=15.0U
M9 1 11 8 1 PMOS L=5.0U W=10.0U
M10 1 9 2 1 PMOS L=5.0U W=10.0U
M11 1 9 11 1 PMOS L=5.0U W=10.0U
M12 13 9 11 0 NMOS L=5.0U W=30.0U
M13 15 14 13 0 NMOS L=5.0U W=30.0U
M14 1 14 11 1 PMOS L=5.0U W=10.0U
M15 0 16 15 0 NMOS L=5.0U W=30.0U
M16 18 17 6 0 NMOS L=5.0U W=5.0U
M17 1 16 11 1 PMOS L=5.0U W=10.0U
M18 18 19 6 1 PMOS L=5.0U W=10.0U
M19 0 6 16 0 NMOS L=5.0U W=15.0U
M20 1 6 16 1 PMOS L=5.0U W=30.0U
M21 1 16 20 1 PMOS L=5.0U W=10.0U
M22 22 21 0 0 NMOS L=5.0U W=15.0U
M23 22 16 20 0 NMOS L=5.0U W=15.0U
M24 1 20 23 1 PMOS L=5.0U W=10.0U
M25 1 21 20 1 PMOS L=5.0U W=10.0U
M26 24 20 23 0 NMOS L=5.0U W=30.0U
M27 0 25 9 0 NMOS L=5.0U W=15.0U
M28 27 26 24 0 NMOS L=5.0U W=30.0U
M29 1 25 9 1 PMOS L=5.0U W=30.0U
M30 1 26 23 1 PMOS L=5.0U W=10.0U
M31 1 28 26 1 PMOS L=5.0U W=10.0U
M32 20 17 25 0 NMOS L=5.0U W=5.0U
M33 0 25 27 0 NMOS L=5.0U W=30.0U
M34 30 6 0 0 NMOS L=5.0U W=15.0U
M35 30 28 26 0 NMOS L=5.0U W=15.0U
M36 1 6 26 1 PMOS L=5.0U W=10.0U
M37 20 19 25 1 PMOS L=5.0U W=10.0U
M38 1 25 23 1 PMOS L=5.0U W=10.0U
C39 1 0 0.1143PF
C40 25 0 0.207PF
C41 17 0 0.51PF
C42 0 0 0.1174PF
C43 6 0 0.297PF
C44 23 0 0.134PF
C45 26 0 0.111PF
C46 27 0 0.36PF
C47 9 0 0.202PF
```



```

C48 20 0 0.121PF
C49 16 0 0.151PF
C50 11 0 0.171PF
C51 15 0 0.86PF
C52 2 0 0.172PF
C53 8 0 0.134PF
C54 7 0 0.86PF
VA0 29 0 PULSE (0V 5V 0NS 0NS 0NS 10NS)
VB0 18 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VPHI1 17 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VPHI1BAR 19 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS0 20 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS1 21 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS2 3 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VS3 14 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(8) V(23) (0V,5V)
.END

```

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT88) *****08:19:16*****
#      CHOS/SOS BASIC SECTION 1 TRANSIENT ANALYSIS - OUTPUT 101
#****  TRANSIENT ANALYSIS          TEMPERATURE = 27.000 DEG C
#*****

```

#LEGEND:

*: V(0)
+ : V(23)




Figure C-3. SPICE Plot Basic Section 1 Input 010.

```

1*****12/01/84 ***** SPICE 2G.1 (1SOCT30) *****00:19:09*****
0      CMOS/SOS BASIC SECTION 1 TRANSIENT ANALYSIS - OUTPUT 010
0****      INPUT LISTING                      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 1 PMOS L=5.0U W=10.0U
M2 5 3 2 0 NMOS L=5.0U W=30.0U
M3 7 6 5 0 NMOS L=5.0U W=30.0U
M4 1 6 2 1 PMOS L=5.0U W=10.0U
M5 1 2 8 1 PMOS L=5.0U W=10.0U
M6 0 9 7 0 NMOS L=5.0U W=30.0U
M7 12 11 0 0 NMOS L=5.0U W=15.0U
M8 12 2 8 0 NMOS L=5.0U W=15.0U
M9 1 11 8 1 PMOS L=5.0U W=10.0U
M10 1 9 2 1 PMOS L=5.0U W=10.0U
M11 1 9 11 1 PMOS L=5.0U W=10.0U
M12 13 9 11 0 NMOS L=5.0U W=30.0U
M13 15 14 13 0 NMOS L=5.0U W=30.0U
M14 1 14 11 1 PMOS L=5.0U W=10.0U
M15 0 16 15 0 NMOS L=5.0U W=30.0U
M16 18 17 6 0 NMOS L=5.0U W=5.0U
M17 1 16 11 1 PMOS L=5.0U W=10.0U
M18 18 19 6 1 PMOS L=5.0U W=10.0U
M19 0 6 16 0 NMOS L=5.0U W=15.0U
M20 1 6 16 1 PMOS L=5.0U W=30.0U
M21 1 16 20 1 PMOS L=5.0U W=10.0U
M22 22 21 0 0 NMOS L=5.0U W=15.0U
M23 22 16 20 0 NMOS L=5.0U W=15.0U
M24 1 20 23 1 PMOS L=5.0U W=10.0U
M25 1 21 20 1 PMOS L=5.0U W=10.0U
M26 24 20 23 0 NMOS L=5.0U W=30.0U
M27 0 25 9 0 NMOS L=5.0U W=15.0U
M28 27 26 24 0 NMOS L=5.0U W=30.0U
M29 1 25 9 1 PMOS L=5.0U W=30.0U
M30 1 26 23 1 PMOS L=5.0U W=10.0U
M31 1 23 26 1 PMOS L=5.0U W=10.0U
M32 20 17 25 0 NMOS L=5.0U W=5.0U
M33 0 25 27 0 NMOS L=5.0U W=30.0U
M34 30 6 0 0 NMOS L=5.0U W=15.0U
M35 30 28 26 0 NMOS L=5.0U W=15.0U
M36 1 6 26 1 PMOS L=5.0U W=10.0U
M37 29 19 25 1 PMOS L=5.0U W=10.0U
M38 1 25 23 1 PMOS L=5.0U W=10.0U
C39 1 0 0.1143PF
C40 25 0 0.207PF
C41 17 0 0.51PF
C42 0 0 0.1174PF
C43 6 0 0.297PF
C44 23 0 0.134PF
C45 26 0 0.111PF
C46 27 0 0.86PF

```

```

C47 9 0 0.202PF
C48 20 0 0.121PF
C49 16 0 0.151PF
C50 11 0 0.171PF
C51 15 0 0.36PF
C52 2 0 0.172PF
C53 8 0 0.134PF
C54 7 0 0.36PF
VA0 29 0 PULSE (5V 0V 0NS 0NS 0NS 10NS)
VB0 10 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VPH1 17 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VPH1BAR 19 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS0 28 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS1 21 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS2 3 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VS3 14 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(8) V(23) (0V,5V)
.END

```




Figure C-4. SPICE Plot Basic Section 1 with Input 101.




Figure C-5. CLL Plot Section 1 with Two Node Precharge.




Figure C-6. Node Plot Section 1 With Two Nodes Precharged

Table C-2

BITSLICE SECTION 1 PRECHARGED AT TWO NODES - NODE REFERENCE LIST

GND	0
Vdd	1
NMOS	0
PMOS	1
10	2
132	3
1	4
101	5
125	6
96	7
115	8
114	9
8	10
107	11
39	12
6	13
76	14
104	15
88	16
85	17
84	18
52	19
4	20
71	21
5	22
46	23
45	24
57	25
41	26
3	27
20	28
26	29
21	30
14	31
23	32

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****05:08:19*****
0      CMOS/SOS BITSlice SECTION 1 PRERCHARGED AT TWO NODES - OUTPUT 101
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=5.0U
M2 1 3 5 0 NMOS L=5.0U W=5.0U
M3 2 6 1 1 PMOS L=5.0U W=10.0U
M4 5 6 1 1 PMOS L=5.0U W=10.0U
M5 1 8 7 1 PMOS L=5.0U W=10.0U
M6 9 8 7 0 NMOS L=5.0U W=30.0U
M7 11 10 9 0 NMOS L=5.0U W=30.0U
M8 1 10 7 1 PMOS L=5.0U W=10.0U
M9 1 7 5 1 PMOS L=5.0U W=10.0U
M10 0 12 11 0 NMOS L=5.0U W=30.0U
M11 15 14 0 0 NMOS L=5.0U W=15.0U
M12 15 7 5 0 NMOS L=5.0U W=15.0U
M13 1 14 5 1 PMOS L=5.0U W=10.0U
M14 1 12 7 1 PMOS L=5.0U W=10.0U
M15 1 12 14 1 PMOS L=5.0U W=10.0U
M16 16 12 14 0 NMOS L=5.0U W=30.0U
M17 10 17 16 0 NMOS L=5.0U W=30.0U
M18 1 17 14 1 PMOS L=5.0U W=10.0U
M19 0 19 18 0 NMOS L=5.0U W=30.0U
M20 21 20 10 0 NMOS L=5.0U W=5.0U
M21 1 19 14 1 PMOS L=5.0U W=10.0U
M22 21 22 10 1 FMOS L=5.0U W=10.0U
M23 0 10 19 0 NMOS L=5.0U W=15.0U
M24 1 10 19 1 PMOS L=5.0U W=30.0U
M25 1 19 23 1 PMOS L=5.0U W=10.0U
M26 25 24 0 0 NMOS L=5.0U W=15.0U
M27 25 19 23 0 NMOS L=5.0U W=15.0U
M28 1 23 2 1 PMOS L=5.0U W=10.0U
M29 1 24 23 1 PMOS L=5.0U W=10.0U
M30 26 23 2 0 NMOS L=5.0U W=30.0U
M31 0 27 12 0 NMOS L=5.0U W=15.0U
M32 20 28 26 0 NMOS L=5.0U W=30.0U
M33 1 27 12 1 PMOS L=5.0U W=30.0U
M34 1 28 2 1 PMOS L=5.0U W=10.0U
M35 1 30 28 1 PMOS L=5.0U W=10.0U
M36 31 20 27 0 NMOS L=5.0U W=5.0U
M37 0 27 29 0 NMOS L=5.0U W=30.0U
M38 32 10 0 0 NMOS L=5.0U W=15.0U
M39 32 30 20 0 NMOS L=5.0U W=15.0U
M40 1 13 20 1 PMOS L=5.0U W=10.0U
M41 31 22 27 1 FMOS L=5.0U W=10.0U
M42 1 27 2 1 PMOS L=5.0U W=10.0U
C43 1 0 0.1478PF
C44 27 0 0.207PF
C45 20 0 0.51PF
C46 0 0 0.1174PF
C47 10 0 0.297PF

```



```

C48 2 0 0.234PF
C49 28 0 0.111PF
C50 29 0 0.86PF
C51 12 0 0.202PF
C52 23 0 0.121PF
C53 19 0 0.151PF
C54 14 0 0.171PF
C55 18 0 0.86PF
C56 7 0 0.172PF
C57 5 0 0.234PF
C58 11 0 0.86PF
VA0 31 0 PULSE (0V 5V 0NS 0NS 0NS 10NS)
VB0 21 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VPHI1 20 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VPHI1BAR 22 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS0 30 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS1 24 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS2 8 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VS3 17 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 6 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(5) V(2) (0V,5V)
.END

```



```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****05:20:12*****
0      CMOS/SOS BITSlice SECTION 1 PRERCHARGED AT TWO NODES - OUTPUT 010
0****  INPUT LISTING                                TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=5.0U
M2 1 3 5 0 NMOS L=5.0U W=5.0U
M3 2 6 1 1 PMOS L=5.0U W=10.0U
M4 5 6 1 1 PMOS L=5.0U W=10.0U
M5 1 8 7 1 PMOS L=5.0U W=10.0U
M6 9 8 7 0 NMOS L=5.0U W=30.0U
M7 11 10 9 0 NMOS L=5.0U W=30.0U
M8 1 10 7 1 PMOS L=5.0U W=10.0U
M9 1 7 5 1 PMOS L=5.0U W=10.0U
M10 0 12 11 0 NMOS L=5.0U W=30.0U
M11 15 14 0 0 NMOS L=5.0U W=15.0U
M12 15 7 5 0 NMOS L=5.0U W=15.0U
M13 1 14 5 1 PMOS L=5.0U W=10.0U
M14 1 12 7 1 PMOS L=5.0U W=10.0U
M15 1 12 14 1 PMOS L=5.0U W=10.0U
M16 16 12 14 0 NMOS L=5.0U W=30.0U
M17 10 17 16 0 NMOS L=5.0U W=30.0U
M18 1 17 14 1 PMOS L=5.0U W=10.0U
M19 0 19 18 0 NMOS L=5.0U W=30.0U
M20 21 20 10 0 NMOS L=5.0U W=5.0U
M21 1 19 14 1 PMOS L=5.0U W=10.0U
M22 21 22 10 1 PMOS L=5.0U W=10.0U
M23 0 10 19 0 NMOS L=5.0U W=15.0U
M24 1 10 19 1 PMOS L=5.0U W=30.0U
M25 1 19 23 1 PMOS L=5.0U W=10.0U
M26 25 24 0 0 NMOS L=5.0U W=15.0U
M27 25 19 23 0 NMOS L=5.0U W=15.0U
M28 1 23 2 1 PMOS L=5.0U W=10.0U
M29 1 24 23 1 PMOS L=5.0U W=10.0U
M30 26 23 2 0 NMOS L=5.0U W=30.0U
M31 0 27 12 0 NMOS L=5.0U W=15.0U
M32 29 28 26 0 NMOS L=5.0U W=30.0U
M33 1 27 12 1 PMOS L=5.0U W=30.0U
M34 1 28 2 1 PMOS L=5.0U W=10.0U
M35 1 30 28 1 PMOS L=5.0U W=10.0U
M36 31 20 27 0 NMOS L=5.0U W=5.0U
M37 0 27 29 0 NMOS L=5.0U W=30.0U
M38 32 10 0 0 NMOS L=5.0U W=15.0U
M39 32 30 28 0 NMOS L=5.0U W=15.0U
M40 1 10 23 1 PMOS L=5.0U W=10.0U
M41 31 22 27 1 PMOS L=5.0U W=10.0U
M42 1 27 2 1 PMOS L=5.0U W=10.0U
C43 1 0 0.1478PF
C44 27 0 0.207PF
C45 20 0 0.51PF
C46 0 0 0.1174PF
C47 10 3 0.297PF

```

```

C48 2 0 0.234PF
C49 28 0 0.111PF
C50 29 0 0.86PF
C51 12 0 0.202PF
C52 23 0 0.121PF
C53 19 0 0.151PF
C54 14 0 0.171PF
C55 18 0 0.86PF
C56 7 0 0.172PF
C57 5 0 0.234PF
C58 11 0 0.86PF
VA0 31 0 PULSE (5V 0V 0NS 0NS 0NS 10NS)
VB0 21 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VPH1 20 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VPH1BAR 22 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS0 30 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS1 24 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS2 8 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VS3 17 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 6 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(5) V(2) (0V,5V)
.END

```




Figure C-8. SPICE Plot Section 1 Input 101 and Two Node Precharge with Basic Gate Widths

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****05:21:25*****
0      CMOS/SOS BITSlice SECTION 1 PRERCHARGED AT TWO NODES - OUTPUT 010
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=10.0U
M2 1 3 5 0 NMOS L=5.0U W=10.0U
M3 2 6 1 1 PMOS L=5.0U W=20.0U
M4 5 6 1 1 PMOS L=5.0U W=20.0U
M5 1 8 7 1 PMOS L=5.0U W=10.0U
M6 9 8 7 0 NMOS L=5.0U W=30.0U
M7 11 10 9 0 NMOS L=5.0U W=30.0U
M8 1 10 7 1 PMOS L=5.0U W=10.0U
M9 1 7 5 1 PMOS L=5.0U W=10.0U
M10 0 12 11 0 NMOS L=5.0U W=30.0U
M11 15 14 0 0 NMOS L=5.0U W=15.0U
M12 15 7 5 0 NMOS L=5.0U W=15.0U
M13 1 14 5 1 PMOS L=5.0U W=10.0U
M14 1 12 7 1 PMOS L=5.0U W=10.0U
M15 1 12 14 1 PMOS L=5.0U W=10.0U
M16 16 12 14 0 NMOS L=5.0U W=30.0U
M17 10 17 16 0 NMOS L=5.0U W=30.0U
M18 1 17 14 1 PMOS L=5.0U W=10.0U
M19 0 19 18 0 NMOS L=5.0U W=30.0U
M20 21 20 10 0 NMOS L=5.0U W=5.0U
M21 1 19 14 1 PMOS L=5.0U W=10.0U
M22 21 22 10 1 PMOS L=5.0U W=10.0U
M23 0 10 19 0 NMOS L=5.0U W=15.0U
M24 1 10 19 1 PMOS L=5.0U W=30.0U
M25 1 19 23 1 PMOS L=5.0U W=10.0U
M26 25 24 0 0 NMOS L=5.0U W=15.0U
M27 25 19 23 0 NMOS L=5.0U W=15.0U
M28 1 23 2 1 PMOS L=5.0U W=10.0U
M29 1 24 23 1 PMOS L=5.0U W=10.0U
M30 26 23 2 0 NMOS L=5.0U W=30.0U
M31 0 27 12 0 NMOS L=5.0U W=15.0U
M32 20 23 26 0 NMOS L=5.0U W=30.0U
M33 1 27 12 1 PMOS L=5.0U W=30.0U
M34 1 28 2 1 PMOS L=5.0U W=10.0U
M35 1 30 23 1 PMOS L=5.0U W=10.0U
M36 31 20 27 0 NMOS L=5.0U W=5.0U
M37 0 27 29 0 NMOS L=5.0U W=30.0U
M38 32 10 0 0 NMOS L=5.0U W=15.0U
M39 32 30 20 0 NMOS L=5.0U W=15.0U
M40 1 10 23 1 PMOS L=5.0U W=10.0U
M41 31 22 27 1 PMOS L=5.0U W=10.0U
M42 1 27 2 1 PMOS L=5.0U W=10.0U
C43 1 0 0.1470PF
C44 27 0 0.107PF
C45 20 0 0.51PF
C46 0 0 0.1174PF
C47 10 0 0.297PF

```

```

C48 2 0 0.234PF
C49 28 0 0.111PF
C50 29 0 0.86PF
C51 12 0 0.202PF
C52 23 0 0.121PF
C53 19 0 0.151PF
C54 14 0 0.171PF
C55 18 0 0.86PF
C56 7 0 0.172PF
C57 5 0 0.234PF
C58 11 0 0.86PF
VA0 31 0 PULSE (0V 5V 0NS 0NS 0NS 10NS)
VB0 21 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VPHI1 20 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VPHI1BAR 22 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS0 30 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS1 24 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS2 8 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VS3 17 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 6 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(5) V(2) (0V,5V)
.END

```

C-20


```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****05:20:29*****
0      CMOS/SOS BITSlice SECTION 1 PRERCHARGED AT TWO NODES - OUTPUT 101
0****  INPUT LISTING                                TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=10.0U
M2 1 3 5 0 NMOS L=5.0U W=10.0U
M3 2 6 1 1 PMOS L=5.0U W=20.0U
M4 5 6 1 1 PMOS L=5.0U W=20.0U
M5 1 8 7 1 PMOS L=5.0U W=10.0U
M6 9 8 7 0 NMOS L=5.0U W=30.0U
M7 11 10 9 0 NMOS L=5.0U W=30.0U
M8 1 10 7 1 PMOS L=5.0U W=10.0U
M9 1 7 5 1 PMOS L=5.0U W=10.0U
M10 0 12 11 0 NMOS L=5.0U W=30.0U
M11 15 14 0 0 NMOS L=5.0U W=15.0U
M12 15 7 5 0 NMOS L=5.0U W=15.0U
M13 1 14 5 1 PMOS L=5.0U W=10.0U
M14 1 12 7 1 PMOS L=5.0U W=10.0U
M15 1 12 14 1 PMOS L=5.0U W=10.0U
M16 16 12 14 0 NMOS L=5.0U W=30.0U
M17 13 17 16 0 NMOS L=5.0U W=30.0U
M18 1 17 14 1 PMOS L=5.0U W=10.0U
M19 0 19 18 0 NMOS L=5.0U W=30.0U
M20 21 20 10 0 NMOS L=5.0U W=5.0U
M21 1 19 14 1 PMOS L=5.0U W=10.0U
M22 21 22 10 1 PMOS L=5.0U W=10.0U
M23 0 10 19 0 NMOS L=5.0U W=15.0U
M24 1 10 19 1 PMOS L=5.0U W=30.0U
M25 1 19 23 1 PMOS L=5.0U W=10.0U
M26 25 24 0 0 NMOS L=5.0U W=15.0U
M27 25 19 23 0 NMOS L=5.0U W=15.0U
M28 1 23 2 1 PMOS L=5.0U W=10.0U
M29 1 24 23 1 PMOS L=5.0U W=10.0U
M30 26 23 2 0 NMOS L=5.0U W=30.0U
M31 0 27 12 0 NMOS L=5.0U W=15.0U
M32 20 28 26 0 NMOS L=5.0U W=30.0U
M33 1 27 12 1 PMOS L=5.0U W=30.0U
M34 1 28 2 1 PMOS L=5.0U W=10.0U
M35 1 30 23 1 PMOS L=5.0U W=10.0U
M36 31 20 27 0 NMOS L=5.0U W=5.0U
M37 0 27 29 0 NMOS L=5.0U W=30.0U
M38 32 10 0 0 NMOS L=5.0U W=15.0U
M39 32 30 23 0 NMOS L=5.0U W=15.0U
M40 1 10 23 1 PMOS L=5.0U W=10.0U
M41 31 22 27 1 PMOS L=5.0U W=10.0U
M42 1 27 2 1 PMOS L=5.0U W=10.0U
C43 1 0 0.1478PF
C44 27 0 0.207PF
C45 20 0 0.51PF
C46 0 0 0.1174PF
C47 10 0 0.297PF

```

C48 2 0 0.234PF
C49 28 0 0.111PF
C50 29 0 0.86PF
C51 12 0 0.202PF
C52 23 0 0.121PF
C53 19 0 0.151PF
C54 14 0 0.171PF
C55 18 0 0.86PF
C56 7 0 0.172PF
C57 5 0 0.234PF
C58 11 0 0.86PF
VA0 31 0 PULSE (5V 0V 0NS 0NS 0NS 10NS)
VB0 21 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VPHI1 20 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VPHI1BAR 22 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS0 30 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS1 24 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS2 8 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VS3 17 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 6 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(5) V(2) (0V,5V)
.END




Figure C-10. SPICE Plot Section 1 Input 101 Two Node Precharge with Gate Widths x2

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****05:22:28*****
0      CMOS/SOS BITSlice SECTION 1 PRERCHARGED AT TWO NODES - OUTPUT 101
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=15.0U
M2 1 3 5 0 NMOS L=5.0U W=15.0U
M3 2 6 1 1 PMOS L=5.0U W=30.0U
M4 5 6 1 1 PMOS L=5.0U W=30.0U
M5 1 8 7 1 PMOS L=5.0U W=10.0U
M6 9 8 7 0 NMOS L=5.0U W=30.0U
M7 11 10 9 0 NMOS L=5.0U W=30.0U
M8 1 10 7 1 PMOS L=5.0U W=10.0U
M9 1 7 5 1 PMOS L=5.0U W=10.0U
M10 0 12 11 0 NMOS L=5.0U W=30.0U
M11 15 14 0 0 NMOS L=5.0U W=15.0U
M12 15 7 5 0 NMOS L=5.0U W=15.0U
M13 1 14 5 1 PMOS L=5.0U W=10.0U
M14 1 12 7 1 PMOS L=5.0U W=10.0U
M15 1 12 14 1 PMOS L=5.0U W=10.0U
M16 16 12 14 0 NMOS L=5.0U W=30.0U
M17 10 17 16 0 NMOS L=5.0U W=30.0U
M18 1 17 14 1 PMOS L=5.0U W=10.0U
M19 0 19 18 0 NMOS L=5.0U W=30.0U
M20 21 20 10 0 NMOS L=5.0U W=5.0U
M21 1 19 14 1 PMOS L=5.0U W=10.0U
M22 21 22 10 1 NMOS L=5.0U W=10.0U
M23 0 10 19 0 NMOS L=5.0U W=15.0U
M24 1 10 19 1 PMOS L=5.0U W=30.0U
M25 1 19 23 1 PMOS L=5.0U W=10.0U
M26 25 24 0 0 NMOS L=5.0U W=15.0U
M27 25 19 23 0 NMOS L=5.0U W=15.0U
M28 1 23 2 1 PMOS L=5.0U W=10.0U
M29 1 24 23 1 PMOS L=5.0U W=10.0U
M30 26 23 2 0 NMOS L=5.0U W=30.0U
M31 0 27 12 0 NMOS L=5.0U W=15.0U
M32 20 28 26 0 NMOS L=5.0U W=30.0U
M33 1 27 12 1 PMOS L=5.0U W=30.0U
M34 1 28 2 1 PMOS L=5.0U W=10.0U
M35 1 30 28 1 PMOS L=5.0U W=10.0U
M36 31 20 27 0 NMOS L=5.0U W=5.0U
M37 0 27 29 0 NMOS L=5.0U W=30.0U
M38 32 10 0 0 NMOS L=5.0U W=15.0U
M39 32 30 23 0 NMOS L=5.0U W=15.0U
M40 1 10 23 1 PMOS L=5.0U W=10.0U
M41 31 22 27 1 NMOS L=5.0U W=10.0U
M42 1 27 2 1 PMOS L=5.0U W=10.0U
C43 1 0 0.1478PF
C44 27 0 0.207PF
C45 20 0 0.51PF
C46 0 0 0.1174PF
C47 10 0 0.297PF

```

```

C48 2 0 0.234PF
C49 28 0 0.111PF
C50 29 0 0.86PF
C51 12 0 0.202PF
C52 23 0 0.121PF
C53 19 0 0.151PF
C54 14 0 0.171PF
C55 18 0 0.86PF
C56 7 0 0.172PF
C57 5 0 0.234PF
C58 11 0 0.86PF
VA0 31 0 PULSE (0V 5V 0NS 0NS 0NS 10NS)
VB0 21 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VPH11 20 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VPH11BAR 22 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS0 30 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS1 24 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS2 8 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VS3 17 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 6 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(5) V(2) (0V,5V)
.END

```

```

1*****12/01/04 ***** SPICE 2G.1 (15OCT88) *****05:22:28*****
#      CMOS/SOS BITSlice SECTION 1 PRERCHARGED AT TWO NODES - OUTPUT 101
#****      TRANSIENT ANALYSIS      TEMPERATURE = 27.000 DEG C
#*****

```

#LEGEND:

*: V(5)

+ : V(2)

X TIME V(5)




Figure C-11. SPICE Plot Section 1 Input 010 Two Node Precharge with Gate Widths x3

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****05:52:19*****
0      CMOS/SOS BITSlice SECTION 1 PRERCHARGED AT TWO NODES - OUTPUT 010
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=15.0U
M2 1 3 5 0 NMOS L=5.0U W=15.0U
M3 2 6 1 1 PMOS L=5.0U W=30.0U
M4 5 6 1 1 PMOS L=5.0U W=30.0U
M5 1 8 7 1 PMOS L=5.0U W=10.0U
M6 9 8 7 0 NMOS L=5.0U W=30.0U
M7 11 10 9 0 NMOS L=5.0U W=30.0U
M8 1 10 7 1 PMOS L=5.0U W=10.0U
M9 1 7 5 1 PMOS L=5.0U W=10.0U
M10 0 12 11 0 NMOS L=5.0U W=30.0U
M11 15 14 0 0 NMOS L=5.0U W=15.0U
M12 15 7 5 0 NMOS L=5.0U W=15.0U
M13 1 14 5 1 PMOS L=5.0U W=10.0U
M14 1 12 7 1 PMOS L=5.0U W=10.0U
M15 1 12 14 1 PMOS L=5.0U W=10.0U
M16 16 12 14 0 NMOS L=5.0U W=30.0U
M17 10 17 16 0 NMOS L=5.0U W=30.0U
M18 1 17 14 1 PMOS L=5.0U W=10.0U
M19 0 19 18 0 NMOS L=5.0U W=30.0U
M20 21 20 10 0 NMOS L=5.0U W=5.0U
M21 1 19 14 1 PMOS L=5.0U W=10.0U
M22 21 22 10 1 FMOS L=5.0U W=10.0U
M23 0 10 19 0 NMOS L=5.0U W=15.0U
M24 1 10 19 1 PMOS L=5.0U W=30.0U
M25 1 19 23 1 PMOS L=5.0U W=10.0U
M26 25 24 0 0 NMOS L=5.0U W=15.0U
M27 25 19 23 0 NMOS L=5.0U W=15.0U
M28 1 23 2 1 PMOS L=5.0U W=10.0U
M29 1 24 23 1 PMOS L=5.0U W=10.0U
M30 26 23 2 0 NMOS L=5.0U W=30.0U
M31 0 27 12 0 NMOS L=5.0U W=15.0U
M32 20 28 26 0 NMOS L=5.0U W=30.0U
M33 1 27 12 1 PMOS L=5.0U W=30.0U
M34 1 28 2 1 PMOS L=5.0U W=10.0U
M35 1 30 28 1 PMOS L=5.0U W=10.0U
M36 31 20 27 0 NMOS L=5.0U W=5.0U
M37 0 27 29 0 NMOS L=5.0U W=30.0U
M38 32 10 0 0 NMOS L=5.0U W=15.0U
M39 32 30 28 0 NMOS L=5.0U W=15.0U
M40 1 10 23 1 PMOS L=5.0U W=10.0U
M41 31 22 27 1 FMOS L=5.0U W=10.0U
M42 1 27 2 1 PMOS L=5.0U W=10.0U
C43 1 0 0.1478PF
C44 27 0 0.207PF
C45 20 0 0.51PF
C46 0 0 0.1174PF
C47 10 0 0.297PF

```

```

C48 2 0 0.234PF
C49 28 0 0.111PF
C50 29 0 0.86PF
C51 12 0 0.202PF
C52 23 0 0.121PF
C53 19 0 0.151PF
C54 14 0 0.171PF
C55 18 0 0.86PF
C56 7 0 0.172PF
C57 5 0 0.234PF
C58 11 0 0.86PF
VA0 31 0 PULSE (5V 0V 0NS 0NS 0NS 10NS)
VB0 21 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VPH1 20 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VPH1BAR 22 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS0 30 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS1 24 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS2 8 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VS3 17 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 6 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(5) V(2) (0V,5V)
.END

```





Figure C-12. SPICE Plot Section 1 Input 101 Two Node Precharge with Gate Widths x3




Figure C-13. CLL Plot Section 1 Four Node Precharge




Figure C-14. Section 1 Four Node Precharge Node Plot

AD-A152 466

SPEED-UP TECHNIQUES FOR COMPLEMENTARY METAL OXIDE
SEMICONDUCTOR VERY LARG. (U) AIR FORCE INST OF TECH
WRIGHT-PATTERSON AFB OH SCHOOL OF ENGI.. B T KELLEY


425


UNCLASSIFIED

14 DEC 84 AFIT/GE/ENG/84D-41

F/G 20/12

NL





MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A

Table C-3

BITSLICE FIRST SECTION WITH FOUR NODES PRECHARGED - NODE REFERENCE LIST

GND	0
Vdd	1
NMOS	0
PMOS	1
20	2
140	3
1	4
46	5
74	6
95	7
127	8
114	9
113	10
8	11
106	12
100	13
39	14
6	15
103	16
86	17
83	18
82	19
52	20
4	21
69	22
5	23
45	24
57	25
10	26
41	27
3	28
26	29
21	30
14	31
23	32

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****00:31:54*****
0      CMOS/SOS BITSlice SECTION 1 WITH FOUR NODES PRECHARGED
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=5.0U
M2 1 3 5 0 NMOS L=5.0U W=5.0U
M3 1 3 6 0 NMOS L=5.0U W=5.0U
M4 1 3 7 0 NMOS L=5.0U W=5.0U
M5 2 8 1 1 PMOS L=5.0U W=10.0U
M6 5 8 1 1 PMOS L=5.0U W=10.0U
M7 6 8 1 1 PMOS L=5.0U W=10.0U
M8 7 8 1 1 PMOS L=5.0U W=10.0U
M9 1 9 7 1 PMOS L=5.0U W=10.0U
M10 10 9 7 0 NMOS L=5.0U W=30.0U
M11 12 11 10 0 NMOS L=5.0U W=30.0U
M12 1 11 7 1 PMOS L=5.0U W=10.0U
M13 1 7 13 1 PMOS L=5.0U W=10.0U
M14 0 14 12 0 NMOS L=5.0U W=30.0U
M15 16 6 0 0 NMOS L=5.0U W=15.0U
M16 16 7 13 0 NMOS L=5.0U W=15.0U
M17 1 6 13 1 PMOS L=5.0U W=10.0U
M18 1 14 7 1 PMOS L=5.0U W=10.0U
M19 1 14 6 1 PMOS L=5.0U W=10.0U
M20 17 14 6 0 NMOS L=5.0U W=30.0U
M21 19 18 17 0 NMOS L=5.0U W=30.0U
M22 1 18 6 1 PMOS L=5.0U W=10.0U
M23 0 20 19 0 NMOS L=5.0U W=30.0U
M24 22 21 11 0 NMOS L=5.0U W=5.0U
M25 1 20 6 1 PMOS L=5.0U W=10.0U
M26 22 23 11 1 PMOS L=5.0U W=10.0U
M27 0 11 20 0 NMOS L=5.0U W=15.0U
M28 1 11 20 1 PMOS L=5.0U W=30.0U
M29 1 20 5 1 PMOS L=5.0U W=10.0U
M30 25 24 0 0 NMOS L=5.0U W=15.0U
M31 25 20 5 0 NMOS L=5.0U W=15.0U
M32 1 5 26 1 PMOS L=5.0U W=10.0U
M33 1 24 5 1 PMOS L=5.0U W=10.0U
M34 27 5 26 0 NMOS L=5.0U W=30.0U
M35 0 23 14 0 NMOS L=5.0U W=15.0U
M36 20 2 27 0 NMOS L=5.0U W=30.0U
M37 1 23 14 1 PMOS L=5.0U W=30.0U
M38 1 2 26 1 PMOS L=5.0U W=10.0U
M39 1 30 2 1 PMOS L=5.0U W=10.0U
M40 31 21 28 0 NMOS L=5.0U W=5.0U
M41 0 23 29 0 NMOS L=5.0U W=30.0U
M42 32 11 0 0 NMOS L=5.0U W=15.0U
M43 32 30 2 0 NMOS L=5.0U W=15.0U
M44 1 11 2 1 PMOS L=5.0U W=10.0U
M45 31 23 23 1 PMOS L=5.0U W=10.0U
M46 1 23 26 1 PMOS L=5.0U W=10.0U
C47 1 0 0.1602PF

```

```

C48 28 0 0.207PF
C49 21 0 0.51PF
C50 0 0 0.1174PF
C51 11 0 0.297PF
C52 26 0 0.134PF
C53 2 0 0.274PF
C54 29 0 0.86PF
C55 14 0 0.202PF
C56 5 0 0.283PF
C57 20 0 0.151PF
C58 6 0 0.303PF
C59 19 0 0.86PF
C60 7 0 0.271PF
C61 13 0 0.134PF
C62 12 0 0.86PF
C63 3 0 0.50PF
VA0 31 0 PULSE (0V 5V 0NS 0NS 0NS 10NS)
VB0 22 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VPH11 21 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VPH1BAR 23 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS0 30 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS1 24 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS2 9 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VS3 18 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 8 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(13) V(26) (0V,5V)
.END

```

Figure C-15. SPICE Plot Section 1 Input 010 Four Node Precharge with Basic Gate Widths

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****00:32:04*****

0 CMOS/SOS BITSlice SECTION 1 WITH FOUR NODES PRECHARGED

0**** INPUT LISTING TEMPERATURE = 27.000 DEG C

0*****

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=5.0U
M2 1 3 5 0 NMOS L=5.0U W=5.0U
M3 1 3 6 0 NMOS L=5.0U W=5.0U
M4 1 3 7 0 NMOS L=5.0U W=5.0U
M5 2 8 1 1 PMOS L=5.0U W=10.0U
M6 5 8 1 1 PMOS L=5.0U W=10.0U
M7 6 8 1 1 PMOS L=5.0U W=10.0U
M8 7 8 1 1 PMOS L=5.0U W=10.0U
M9 1 9 7 1 PMOS L=5.0U W=10.0U
M10 10 9 7 0 NMOS L=5.0U W=30.0U
M11 12 11 10 0 NMOS L=5.0U W=30.0U
M12 1 11 7 1 PMOS L=5.0U W=10.0U
M13 1 7 13 1 PMOS L=5.0U W=10.0U
M14 0 14 12 0 NMOS L=5.0U W=30.0U
M15 16 6 0 0 NMOS L=5.0U W=15.0U
M16 16 7 13 0 NMOS L=5.0U W=15.0U
M17 1 6 13 1 PMOS L=5.0U W=10.0U
M18 1 14 7 1 PMOS L=5.0U W=10.0U
M19 1 14 6 1 PMOS L=5.0U W=10.0U
M20 17 14 6 0 NMOS L=5.0U W=30.0U
M21 19 18 17 0 NMOS L=5.0U W=30.0U
M22 1 18 6 1 PMOS L=5.0U W=10.0U
M23 0 20 19 0 NMOS L=5.0U W=30.0U
M24 22 21 11 0 NMOS L=5.0U W=5.0U
M25 1 20 6 1 PMOS L=5.0U W=10.0U
M26 22 23 11 1 PMOS L=5.0U W=10.0U
M27 0 11 20 0 NMOS L=5.0U W=15.0U
M28 1 11 20 1 PMOS L=5.0U W=30.0U
M29 1 20 5 1 PMOS L=5.0U W=10.0U
M30 25 24 0 0 NMOS L=5.0U W=15.0U
M31 25 20 5 0 NMOS L=5.0U W=15.0U
M32 1 5 26 1 PMOS L=5.0U W=10.0U
M33 1 24 5 1 PMOS L=5.0U W=10.0U
M34 27 5 26 0 NMOS L=5.0U W=30.0U
M35 0 28 14 0 NMOS L=5.0U W=15.0U
M36 29 2 27 0 NMOS L=5.0U W=30.0U
M37 1 28 14 1 PMOS L=5.0U W=30.0U
M38 1 2 26 1 PMOS L=5.0U W=10.0U
M39 1 30 2 1 PMOS L=5.0U W=10.0U
M40 31 21 20 0 NMOS L=5.0U W=5.0U
M41 0 20 29 0 NMOS L=5.0U W=30.0U
M42 32 11 0 0 NMOS L=5.0U W=15.0U
M43 32 30 2 0 NMOS L=5.0U W=15.0U
M44 1 11 2 1 PMOS L=5.0U W=10.0U
M45 31 23 28 1 PMOS L=5.0U W=10.0U
M46 1 23 26 1 PMOS L=5.0U W=10.0U
C47 1 0 0.1602PF
```

```

C48 20 0 0.207PF
C49 21 0 0.51PF
C50 0 0 0.1174PF
C51 11 0 0.297PF
C52 26 0 0.134PF
C53 2 0 0.274PF
C54 29 0 0.86PF
C55 14 0 0.202PF
C56 5 0 0.283PF
C57 20 0 0.151PF
C58 6 0 0.303PF
C59 19 0 0.86PF
C60 7 0 0.271PF
C61 13 0 0.134PF
C62 12 0 0.86PF
C63 3 0 0.50PF
VA0 31 0 PULSE (5V 0V 0NS 0NS 0NS 10NS)
VB0 22 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VPH11 21 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VPH11BAR 23 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS0 30 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS1 24 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS2 9 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VS3 18 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 8 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(13) V(26) (0V,5V)
.END

```

#LEGEND:

*: V(13)
♦: V(26)

X	TIME	V(13)

[illegible]

C-37

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****00:34:49*****
0      CMOS/SOS BITSlice SECTION 1 WITH FOUR NODES PRECHARGED
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=10.0U
M2 1 3 5 0 NMOS L=5.0U W=10.0U
M3 1 3 6 0 NMOS L=5.0U W=10.0U
M4 1 3 7 0 NMOS L=5.0U W=10.0U
M5 2 8 1 1 PMOS L=5.0U W=20.0U
M6 5 8 1 1 PMOS L=5.0U W=20.0U
M7 6 8 1 1 PMOS L=5.0U W=20.0U
M8 7 8 1 1 PMOS L=5.0U W=20.0U
M9 1 9 7 1 PMOS L=5.0U W=10.0U
M10 10 9 7 0 NMOS L=5.0U W=30.0U
M11 12 11 10 0 NMOS L=5.0U W=30.0U
M12 1 11 7 1 PMOS L=5.0U W=10.0U
M13 1 7 13 1 PMOS L=5.0U W=10.0U
M14 0 14 12 0 NMOS L=5.0U W=30.0U
M15 16 6 0 0 NMOS L=5.0U W=15.0U
M16 16 7 13 0 NMOS L=5.0U W=15.0U
M17 1 6 13 1 PMOS L=5.0U W=10.0U
M18 1 14 7 1 PMOS L=5.0U W=10.0U
M19 1 14 6 1 PMOS L=5.0U W=10.0U
M20 17 14 6 0 NMOS L=5.0U W=30.0U
M21 19 18 17 0 NMOS L=5.0U W=30.0U
M22 1 18 6 1 PMOS L=5.0U W=10.0U
M23 0 20 19 0 NMOS L=5.0U W=30.0U
M24 22 21 11 0 NMOS L=5.0U W=5.0U
M25 1 20 6 1 PMOS L=5.0U W=10.0U
M26 22 23 11 1 FMOS L=5.0U W=10.0U
M27 0 11 20 0 NMOS L=5.0U W=15.0U
M28 1 11 20 1 PMOS L=5.0U W=30.0U
M29 1 20 5 1 PMOS L=5.0U W=10.0U
M30 25 24 0 0 NMOS L=5.0U W=15.0U
M31 25 20 5 0 NMOS L=5.0U W=15.0U
M32 1 5 26 1 PMOS L=5.0U W=10.0U
M33 1 24 5 1 PMOS L=5.0U W=10.0U
M34 27 5 26 0 NMOS L=5.0U W=30.0U
M35 0 23 14 0 NMOS L=5.0U W=15.0U
M36 29 2 27 0 NMOS L=5.0U W=30.0U
M37 1 20 14 1 PMOS L=5.0U W=30.0U
M38 1 2 26 1 PMOS L=5.0U W=10.0U
M39 1 30 2 1 PMOS L=5.0U W=10.0U
M40 31 21 23 0 NMOS L=5.0U W=5.0U
M41 0 23 29 0 NMOS L=5.0U W=30.0U
M42 32 11 0 0 NMOS L=5.0U W=15.0U
M43 32 30 2 0 NMOS L=5.0U W=15.0U
M44 1 11 2 1 PMOS L=5.0U W=10.0U
M45 31 23 28 1 FMOS L=5.0U W=10.0U
M46 1 23 26 1 PMOS L=5.0U W=10.0U
C47 1 0 0.1602PF

```

C48 28 0 0.207PF
 C49 21 0 0.51PF
 C50 0 0 0.1174PF
 C51 11 0 0.297PF
 C52 26 0 0.134PF
 C53 2 0 0.274PF
 C54 29 0 0.86PF
 C55 14 0 0.202PF
 C56 5 0 0.283PF
 C57 20 0 0.151PF
 C58 6 0 0.303PF
 C59 19 0 0.86PF
 C60 7 0 0.271PF
 C61 13 0 0.134PF
 C62 12 0 0.86PF
 C63 3 0 0.50PF
 VA0 31 0 PULSE (0V 5V 0NS 0NS 0NS 10NS)
 VB0 22 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
 VPH1 21 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
 VPH1BAR 23 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
 VS0 30 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
 VS1 24 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
 VS2 9 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
 VS3 18 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
 VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
 VP1BAR 8 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
 .TRAN 0.5NS 40NS
 .PLOT TRAN V(13) V(26) (0V,5V)
 .END




Figure C-17. SPICE Plot Section 1 Input 010 Four Node Precharge with Gate Widths x2

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****05:46:23*****

0 CMOS/SOS BITSlice SECTION 1 WITH FOUR NODES PRECHARGED

0**** INPUT LITTING TEMPERATURE = 27.000 DEG C

0*****

.WIDTH OUT=80

.OPTIONS ITL1=500 ITL5=0

.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)

+LEVEL=1

.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)

+LEVEL=1

VDD 1 0 DC 5V

M1 1 3 2 0 NMOS L=5.0U W=10.0U

M2 1 3 5 0 NMOS L=5.0U W=10.0U

M3 1 3 6 0 NMOS L=3.0U W=10.0U

M4 1 3 7 0 NMOS L=5.0U W=10.0U

M5 2 8 1 1 PMOS L=5.0U W=20.0U

M6 5 8 1 1 PMOS L=5.0U W=20.0U

M7 6 8 1 1 PMOS L=5.0U W=20.0U

M8 7 8 1 1 PMOS L=5.0U W=20.0U

M9 1 9 7 1 PMOS L=5.0U W=10.0U

M10 10 9 7 0 NMOS L=5.0U W=30.0U

M11 12 11 10 0 NMOS L=5.0U W=30.0U

M12 1 11 7 1 PMOS L=5.0U W=10.0U

M13 1 7 13 1 PMOS L=5.0U W=10.0U

M14 0 14 12 0 NMOS L=5.0U W=30.0U

M15 16 6 0 0 NMOS L=5.0U W=15.0U

M16 16 7 13 0 NMOS L=5.0U W=15.0U

M17 1 6 13 1 PMOS L=5.0U W=10.0U

M18 1 14 7 1 PMOS L=5.0U W=10.0U

M19 1 14 6 1 PMOS L=5.0U W=10.0U

M20 17 14 6 0 NMOS L=5.0U W=30.0U

M21 19 13 17 0 NMOS L=5.0U W=30.0U

M22 1 18 6 1 PMOS L=5.0U W=10.0U

M23 0 20 19 0 NMOS L=5.0U W=30.0U

M24 22 21 11 0 NMOS L=5.0U W=5.0U

M25 1 20 6 1 PMOS L=5.0U W=10.0U

M26 22 23 11 1 PMOS L=5.0U W=10.0U

M27 0 11 7 0 NMOS L=5.0U W=15.0U

M28 1 11 20 1 PMOS L=5.0U W=30.0U

M29 1 20 5 1 PMOS L=5.0U W=10.0U

M30 25 24 0 0 NMOS L=5.0U W=15.0U

M31 25 20 5 0 NMOS L=5.0U W=15.0U

M32 1 5 26 1 PMOS L=5.0U W=10.0U

M33 1 24 5 1 PMOS L=5.0U W=10.0U

M34 27 5 26 0 NMOS L=5.0U W=30.0U

M35 0 20 14 0 NMOS L=5.0U W=15.0U

M36 20 2 27 0 NMOS L=5.0U W=30.0U

M37 1 20 14 1 PMOS L=5.0U W=30.0U

M38 1 2 26 1 PMOS L=5.0U W=10.0U

M39 1 30 2 1 PMOS L=5.0U W=10.0U

M40 31 21 20 0 NMOS L=5.0U W=5.0U

M41 0 20 20 0 NMOS L=5.0U W=30.0U

M42 32 11 0 0 NMOS L=5.0U W=15.0U

M43 32 30 2 0 NMOS L=5.0U W=15.0U

M44 1 11 2 1 PMOS L=5.0U W=10.0U

M45 31 23 20 1 PMOS L=5.0U W=10.0U

M46 1 20 26 1 PMOS L=5.0U W=10.0U

C47 1 0 0.1602PF

```

C49 23 0 0.207PF
C49 21 0 0.51PF
C50 0 0 0.1174PF
C51 11 0 0.297PF
C52 26 0 0.134PF
C53 2 0 0.274PF
C54 29 0 0.86PF
C55 14 0 0.202PF
C56 5 0 0.283PF
C57 20 0 0.151PF
C58 6 0 0.303PF
C59 19 0 0.86PF
C60 7 0 0.271PF
C61 13 0 0.134PF
C62 12 0 0.86PF
C63 3 0 0.50PF
VA0 31 0 PULSE (5V 0V 0NS 0NS 0NS 10NS)
VB0 22 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VPH11 21 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VPH11BAR 23 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS0 30 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS1 24 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS2 9 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VS3 18 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 8 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(13) V(26) (0V,5V)
.END

```





Figure C-18. SPICE Plot Section 1 Input 101 Four Node Precharge with Widths x2

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****05:49:30'

0 CMOS/SOS BITSlice SECTION 1 WITH FOUR NODES PRECHARGED

0**** INPUT LISTING TEMPERATURE = 27.000

0*****

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=15.0U
M2 1 3 5 0 NMOS L=5.0U W=15.0U
M3 1 3 6 0 NMOS L=5.0U W=15.0U
M4 1 3 7 0 NMOS L=5.0U W=15.0U
M5 2 8 1 1 PMOS L=5.0U W=30.0U
M6 5 8 1 1 PMOS L=5.0U W=30.0U
M7 6 8 1 1 PMOS L=5.0U W=30.0U
M8 7 8 1 1 PMOS L=5.0U W=30.0U
M9 1 9 7 1 PMOS L=5.0U W=10.0U
M10 10 9 7 0 NMOS L=5.0U W=30.0U
M11 12 11 10 0 NMOS L=5.0U W=30.0U
M12 1 11 7 1 PMOS L=5.0U W=10.0U
M13 1 7 13 1 PMOS L=5.0U W=10.0U
M14 0 14 12 0 NMOS L=5.0U W=30.0U
M15 16 6 0 0 NMOS L=5.0U W=15.0U
M16 16 7 13 0 NMOS L=5.0U W=15.0U
M17 1 6 13 1 PMOS L=5.0U W=10.0U
M18 1 14 7 1 PMOS L=5.0U W=10.0U
M19 1 14 6 1 PMOS L=5.0U W=10.0U
M20 17 14 6 0 NMOS L=5.0U W=30.0U
M21 10 18 17 0 NMOS L=5.0U W=30.0U
M22 1 18 6 1 PMOS L=5.0U W=10.0U
M23 0 20 19 0 NMOS L=5.0U W=30.0U
M24 22 21 11 0 NMOS L=5.0U W=5.0U
M25 1 20 6 1 PMOS L=5.0U W=10.0U
M26 22 23 11 1 PMOS L=5.0U W=10.0U
M27 0 11 20 0 NMOS L=5.0U W=15.0U
M28 1 11 20 1 PMOS L=5.0U W=30.0U
M29 1 20 5 1 PMOS L=5.0U W=10.0U
M30 25 24 0 0 NMOS L=5.0U W=15.0U
M31 25 20 5 0 NMOS L=5.0U W=15.0U
M32 1 5 26 1 PMOS L=5.0U W=10.0U
M33 1 24 5 1 PMOS L=5.0U W=10.0U
M34 27 5 26 0 NMOS L=5.0U W=30.0U
M35 0 23 14 0 NMOS L=5.0U W=15.0U
M36 20 2 27 0 NMOS L=5.0U W=30.0U
M37 1 23 14 1 PMOS L=5.0U W=30.0U
M38 1 2 26 1 PMOS L=5.0U W=10.0U
M39 1 30 2 1 PMOS L=5.0U W=10.0U
M40 31 21 28 0 NMOS L=5.0U W=5.0U
M41 0 20 29 0 NMOS L=5.0U W=30.0U
M42 32 11 0 0 NMOS L=5.0U W=15.0U
M43 32 30 2 0 NMOS L=5.0U W=15.0U
M44 1 11 2 1 PMOS L=5.0U W=10.0U
M45 31 20 28 1 PMOS L=5.0U W=10.0U
M46 1 23 26 1 PMOS L=5.0U W=10.0U
C47 1 0 0.1602PF
```

```

C48 28 0 0.207PF
C49 21 0 0.51PF
C50 0 0 0.1174PF
C51 11 0 0.297PF
C52 26 0 0.134PF
C53 2 0 0.274PF
C54 29 0 0.86PF
C55 14 0 0.202PF
C56 5 0 0.283PF
C57 20 0 0.151PF
C58 6 0 0.303PF
C59 19 0 0.86PF
C60 7 0 0.271PF
C61 13 0 0.134PF
C62 12 0 0.86PF
C63 3 0 0.50PF
VA0 31 0 PULSE (0V 5V 0NS 0NS 0NS 10NS)
VB0 22 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VPHI1 21 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VPHI1BAR 23 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS0 30 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS1 24 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS2 9 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VS3 18 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 8 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(13) V(26) (0V,5V)
.END

```

```

*****12/1/84 ***** SPICE 2G.1 (ISOCT80) *****05:49:30*****
# CMOS/SOS BITSlice SECTION 1 WITH FOUR NODES PRECHARGED x3
#*** TRANSIENT ANALYSIS TEMPERATURE = 27.000 DEG C
#*****

```

#LEGEND:

*: V(13)

*: V(26)

X TIME V(13)




Figure C-19. SPICE Plot Section 1 Input 010 Four Node Precharge with Widths x3

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****05:54:47*

0 CMOS/SOS BITSlice SECTION 1 WITH FOUR NODES PRECHARGED

0**** INPUT LISTING TEMPERATURE = 27.000

0*****

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=15.0U
M2 1 3 5 0 NMOS L=5.0U W=15.0U
M3 1 3 6 0 NMOS L=5.0U W=15.0U
M4 1 3 7 0 NMOS L=5.0U W=15.0U
M5 2 8 1 1 PMOS L=5.0U W=30.0U
M6 5 8 1 1 PMOS L=5.0U W=30.0U
M7 6 8 1 1 PMOS L=5.0U W=30.0U
M8 7 8 1 1 PMOS L=5.0U W=30.0U
M9 1 9 7 1 PMOS L=5.0U W=10.0U
M10 10 9 7 0 NMOS L=5.0U W=30.0U
M11 12 11 10 0 NMOS L=5.0U W=30.0U
M12 1 11 7 1 PMOS L=5.0U W=10.0U
M13 1 7 13 1 PMOS L=5.0U W=10.0U
M14 0 14 12 0 NMOS L=5.0U W=30.0U
M15 16 6 0 0 NMOS L=5.0U W=15.0U
M16 16 7 13 0 NMOS L=5.0U W=15.0U
M17 1 6 13 1 PMOS L=5.0U W=10.0U
M18 1 14 7 1 PMOS L=5.0U W=10.0U
M19 1 14 6 1 PMOS L=5.0U W=10.0U
M20 17 14 6 0 NMOS L=5.0U W=30.0U
M21 19 10 17 0 NMOS L=5.0U W=30.0U
M22 1 18 6 1 PMOS L=5.0U W=10.0U
M23 0 20 19 0 NMOS L=5.0U W=30.0U
M24 22 21 11 0 NMOS L=5.0U W=5.0U
M25 1 20 6 1 PMOS L=5.0U W=10.0U
M26 22 23 11 1 FMOS L=5.0U W=10.0U
M27 0 11 20 0 NMOS L=5.0U W=15.0U
M28 1 11 20 1 PMOS L=5.0U W=30.0U
M29 1 20 5 1 PMOS L=5.0U W=10.0U
M30 25 24 0 0 NMOS L=5.0U W=15.0U
M31 25 20 5 0 NMOS L=5.0U W=15.0U
M32 1 5 26 1 PMOS L=5.0U W=10.0U
M33 1 24 5 1 PMOS L=5.0U W=10.0U
M34 27 5 26 0 NMOS L=5.0U W=30.0U
M35 0 28 14 0 NMOS L=5.0U W=15.0U
M36 29 2 27 0 NMOS L=5.0U W=30.0U
M37 1 28 14 1 PMOS L=5.0U W=30.0U
M38 1 2 26 1 PMOS L=5.0U W=10.0U
M39 1 30 2 1 PMOS L=5.0U W=10.0U
M40 31 21 20 0 NMOS L=5.0U W=5.0U
M41 0 23 29 0 NMOS L=5.0U W=30.0U
M42 32 11 3 0 NMOS L=5.0U W=15.0U
M43 32 30 2 0 NMOS L=5.0U W=15.0U
M44 1 11 2 1 PMOS L=5.0U W=10.0U
M45 31 23 28 1 FMOS L=5.0U W=10.0U
M46 1 23 26 1 PMOS L=5.0U W=10.0U
C47 1 0 0.1602PF
```

```

C48 28 0 0.207PF
C49 21 0 0.51PF
C50 0 0 0.1174PF
C51 11 0 0.297PF
C52 26 0 0.134PF
C53 2 0 0.274PF
C54 29 0 0.86PF
C55 14 0 0.202PF
C56 5 0 0.283PF
C57 20 0 0.151PF
C58 6 0 0.303PF
C59 19 0 0.86PF
C60 7 0 0.271PF
C61 13 0 0.134PF
C62 12 0 0.86PF
C63 3 0 0.50PF
VA0 31 0 PULSE (5V 0V 0NS 0NS 0NS 10NS)
VB0 22 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VPHI1 21 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VPHI1BAR 23 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS0 30 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS1 24 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VS2 9 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VS3 18 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 8 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(13) V(26) (0V,5V)
.END

```

Figure C-20. SPICE Plot Section 1 Input 101 Four
Node Precharge with Widths x3




Figure C-21. Basic Section 2 CLL Plot.




Figure C-22. Basic Section 2 Node Plot.

Table C-4

BITSLICE BASIC SECTION 2 NODE REFERENCE LIST

GND	Ø
Vdd	1
NMOS	Ø
PMOS	1
28	2
7	3
1	4
4	5
3Ø	6
47	7
27	8
3	9
13	1Ø
32	11
9	12
17	13

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****02:56:27*****
0      CMOS/SOS BASIC BITSlice SECTION 2 TRANSIENT ANALYSIS
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 1 PMOS L=5.0U W=10.0U
M2 7 6 0 0 NMOS L=5.0U W=15.0U
M3 7 3 2 0 NMOS L=5.0U W=15.0U
M4 1 6 2 1 PMOS L=5.0U W=10.0U
M5 1 2 8 1 PMOS L=5.0U W=10.0U
M6 0 9 6 0 NMOS L=5.0U W=15.0U
M7 11 10 0 0 NMOS L=5.0U W=15.0U
M8 11 2 8 0 NMOS L=5.0U W=15.0U
M9 1 9 6 1 PMOS L=5.0U W=30.0U
M10 1 10 8 1 PMOS L=5.0U W=10.0U
M11 1 12 10 1 PMOS L=5.0U W=10.0U
M12 13 9 0 0 NMOS L=5.0U W=15.0U
M13 13 12 10 0 NMOS L=5.0U W=15.0U
M14 1 9 10 1 PMOS L=5.0U W=10.0U
M15 0 3 12 0 NMOS L=5.0U W=15.0U
M16 1 3 12 1 PMOS L=5.0U W=30.0U
C17 1 0 0.877PF
C18 9 0 0.279PF
C19 0 0 0.951PF
C20 3 0 0.183PF
C21 12 0 0.100PF
C22 10 0 0.116PF
C23 8 0 0.134PF
C24 2 0 0.125PF
C25 6 0 0.101PF
VIN1 3 0 PULSE (5V 5V 5NS 0NS 0NS 10NS)
VIN2 9 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(0) (0V,5V)
.END

```

X	TIME	V(%)	σ	$d+\sigma$	$1.25d+\sigma$	$2.50d+\sigma$	$3.75d+\sigma$	$5.00d+\sigma$
0.	$d+\sigma$	5.000d+00						
5.	$0.000d-10$	5.000d+00						
1.	$0.000d-09$	5.000d+00						
1.	$5.000d-09$	5.000d+00						
2.	$0.000d-09$	5.000d+00						
2.	$5.000d-09$	5.000d+00						
3.	$0.000d-09$	5.000d+00						
3.	$5.000d-09$	5.000d+00						
4.	$0.000d-09$	5.000d+00						
4.	$5.000d-09$	5.000d+00						
5.	$0.000d-09$	5.000d+00						
5.	$5.000d-09$	5.000d+00						
6.	$0.000d-09$	5.000d+00						
6.	$5.000d-09$	5.000d+00						
7.	$0.000d-09$	4.996d+00						
7.	$5.000d-09$	4.997d+00						
8.	$0.000d-09$	4.768d+00						
8.	$5.000d-09$	4.438d+00						
9.	$0.000d-09$	4.003d+00						
9.	$5.000d-09$	3.420d+00						
1.	$0.000d-08$	2.010d+00						
1.	$0.500d-08$	2.145d+00						
1.	$1.000d-08$	1.547d+00						
1.	$1.500d-08$	9.961d-01						
1.	$2.000d-08$	6.587d-01						
1.	$2.500d-08$	3.025d-01						
1.	$3.000d-08$	2.136d-01						
1.	$3.500d-08$	1.238d-01						
1.	$4.000d-08$	6.780d-02						
1.	$4.500d-08$	3.736d-02						
1.	$5.000d-08$	1.966d-02						
1.	$5.500d-08$	1.080d-02						
1.	$6.000d-08$	6.149d-03						
1.	$6.500d-08$	3.495d-03						
1.	$7.000d-08$	2.121d-03						
1.	$7.500d-08$	2.319d-02						
1.	$8.000d-08$	1.100d-01						
1.	$8.500d-08$	3.221d-01						
1.	$9.000d-08$	6.529d-01						
1.	$9.500d-08$	1.168d+00						
2.	$0.000d-08$	1.741d+00						
2.	$0.500d-08$	2.361d+00						
2.	$1.000d-08$	2.952d+00						
2.	$1.500d-08$	3.465d+00						
2.	$2.000d-08$	3.074d+00						
2.	$2.500d-08$	4.181d+00						
2.	$3.000d-08$	4.436d+00						
2.	$3.500d-08$	4.680d+00						
2.	$4.000d-08$	4.725d+00						
2.	$4.500d-08$	4.017d+00						
2.	$5.000d-08$	4.071d+00						
2.	$5.500d-08$	4.914d+00						
2.	$6.000d-08$	4.942d+00						
2.	$6.500d-08$	4.960d+00						
2.	$7.000d-08$	4.974d+00						
2.	$7.500d-08$	4.982d+00						
2.	$8.000d-08$	4.980d+00						
2.	$8.500d-08$	4.992d+00						
2.	$9.000d-08$	4.994d+00						
2.	9.5							

C-53

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****03:16:43*****
0      CMOS/SOS BASIC BITSlice SECTION 2 TRANSIENT ANALYSIS
0****  INPUT LISTING                                TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 1 PMOS L=5.0U W=10.0U
M2 7 6 0 0 NMOS L=5.0U W=15.0U
M3 7 3 2 0 NMOS L=5.0U W=15.0U
M4 1 6 2 1 PMOS L=5.0U W=10.0U
M5 1 2 3 1 PMOS L=5.0U W=10.0U
M6 0 9 6 0 NMOS L=5.0U W=15.0U
M7 11 10 0 0 NMOS L=5.0U W=15.0U
M8 11 2 8 0 NMOS L=5.0U W=15.0U
M9 1 9 6 1 PMOS L=5.0U W=30.0U
M10 1 10 8 1 PMOS L=5.0U W=10.0U
M11 1 12 10 1 PMOS L=5.0U W=10.0U
M12 13 9 0 0 NMOS L=5.0U W=15.0U
M13 13 12 10 0 NMOS L=5.0U W=15.0U
M14 1 0 10 1 PMOS L=5.0U W=10.0U
M15 0 3 12 0 NMOS L=5.0U W=15.0U
M16 1 3 12 1 PMOS L=5.0U W=30.0U
C17 1 0 0.877PF
C18 9 0 0.279PF
C19 0 0 0.951PF
C20 3 0 0.183PF
C21 12 0 0.100PF
C22 10 0 0.116PF
C23 8 0 0.134PF
C24 2 0 0.125PF
C25 6 0 0.101PF
VIN1 3 0 PULSE (5V 5V 5NS 0NS 0NS 10NS)
VIN2 9 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(0) (0V,5V)
.END

```

*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****03:16:43*****

CMOS/SOS BASIC BITSlice SECTION 2 TRANSIENT ANALYSIS

***** TRANSIENT ANALYSIS TEMPERATURE = 27.000 DEG C




Figure C-24. SPICE Plot Basic Section 2 Input 101.




Figure C-25. Section 2 One Node Precharge CLL Plot




Figure C-26. Section 2 One Node Precharge Node Plot.

Table C-5

BITSLICE SECTION 2 NODE REFERENCE LIST - ONE NODE PRECHARGE

GND	Ø
Vdd	1
NMOS	Ø
PMOS	1
27	2
62	3
1	4
58	5
28	6
7	7
4	8
3Ø	9
47	1Ø
3	11
13	12
32	13
9	14
17	15

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****04:46:26*****
0      CMOS/SOS BITSlice SECTION 2 PRECHARGED AT ONE NODE
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=5.0U
M2 2 5 1 1 PMOS L=5.0U W=10.0U
M3 1 7 6 1 PMOS L=5.0U W=10.0U
M4 10 9 0 0 NMOS L=5.0U W=15.0U
M5 10 7 6 0 NMOS L=5.0U W=15.0U
M6 1 9 6 1 PMOS L=5.0U W=10.0U
M7 1 6 2 1 PMOS L=5.0U W=10.0U
M8 0 11 9 0 NMOS L=5.0U W=15.0U
M9 13 12 0 0 NMOS L=5.0U W=15.0U
M10 13 5 2 0 NMOS L=5.0U W=15.0U
M11 1 11 9 1 PMOS L=5.0U W=30.0U
M12 1 12 2 1 PMOS L=5.0U W=10.0U
M13 1 14 12 1 PMOS L=5.0U W=10.0U
M14 15 11 0 0 NMOS L=5.0U W=15.0U
M15 15 14 12 0 NMOS L=5.0U W=15.0U
M16 1 11 12 1 PMOS L=5.0U W=10.0U
M17 0 7 14 0 NMOS L=5.0U W=15.0U
M18 1 7 14 1 PMOS L=5.0U W=30.0U
C19 1 0 0.1074PF
C20 11 0 0.279PF
C21 0 0 0.951PF
C22 7 0 0.183PF
C23 14 0 0.100PF
C24 12 0 0.116PF
C25 2 0 0.234PF
C26 6 0 0.125PF
C27 9 0 0.101PF
C28 5 0 0.103PF
C29 3 0 0.103PF
VIN1 11 0 PULSE (5V 5V 5NS 0NS 0NS 10NS)
VIN2 7 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 5 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END

```



```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****04:50:00*****
0      CMOS/SOS BITSlice SECTION 2 PRECHARGED AT ONE NODE
0****  INPUT LISTING                                TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=5.0U
M2 2 5 1 1 PMOS L=5.0U W=10.0U
M3 1 7 6 1 PMOS L=5.0U W=10.0U
M4 10 9 0 0 NMOS L=5.0U W=15.0U
M5 10 7 6 0 NMOS L=5.0U W=15.0U
M6 1 9 6 1 PMOS L=5.0U W=10.0U
M7 1 6 2 1 PMOS L=5.0U W=10.0U
M8 0 11 9 0 NMOS L=5.0U W=15.0U
M9 13 12 0 0 NMOS L=5.0U W=15.0U
M10 13 6 2 0 NMOS L=5.0U W=15.0U
M11 1 11 9 1 PMOS L=5.0U W=30.0U
M12 1 12 2 1 PMOS L=5.0U W=10.0U
M13 1 14 12 1 PMOS L=5.0U W=10.0U
M14 15 11 0 0 NMOS L=5.0U W=15.0U
M15 15 14 12 0 NMOS L=5.0U W=15.0U
M16 1 11 12 1 PMOS L=5.0U W=10.0U
M17 0 7 14 0 NMOS L=5.0U W=15.0U
M18 1 7 14 1 PMOS L=5.0U W=30.0U
C19 1 0 0.1074PF
C20 11 0 0.279PF
C21 0 0 0.951PF
C22 7 0 0.183PF
C23 14 0 0.100PF
C24 12 0 0.116PF
C25 2 0 0.234PF
C26 6 0 0.125PF
C27 9 0 0.101PF
C28 5 0 0.103PF
C29 3 0 0.103PF
VIN1 11 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VIN2 7 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 5 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END

```




Figure C-28. SPICE Plot Section 2 Input 101 One Node Precharge with Basic Widths

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****04:55:19*****
0      CMOS/SOS BITSlice SECTION 2 PRECHARGED AT ONE NODE
0****  INPUT LISTING                                TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=10.0U
M2 2 5 1 1 PMOS L=5.0U W=20.0U
M3 1 7 6 1 PMOS L=5.0U W=10.0U
M4 10 9 0 0 NMOS L=5.0U W=15.0U
M5 10 7 6 0 NMOS L=5.0U W=15.0U
M6 1 9 6 1 PMOS L=5.0U W=10.0U
M7 1 6 2 1 PMOS L=5.0U W=10.0U
M8 0 11 9 0 NMOS L=5.0U W=15.0U
M9 13 12 0 0 NMOS L=5.0U W=15.0U
M10 13 6 2 0 NMOS L=5.0U W=15.0U
M11 1 11 9 1 PMOS L=5.0U W=30.0U
M12 1 12 2 1 PMOS L=5.0U W=10.0U
M13 1 14 12 1 PMOS L=5.0U W=10.0U
M14 15 11 0 0 NMOS L=5.0U W=15.0U
M15 15 14 12 0 NMOS L=5.0U W=15.0U
M16 1 11 12 1 PMOS L=5.0U W=10.0U
M17 0 7 14 0 NMOS L=5.0U W=15.0U
M18 1 7 14 1 PMOS L=5.0U W=30.0U
C19 1 0 0.1074PF
C20 11 0 0.279PF
C21 0 0 0.951PF
C22 7 0 0.183PF
C23 14 0 0.100PF
C24 12 0 0.116PF
C25 2 0 0.234PF
C26 6 0 0.125PF
C27 9 0 0.101PF
C28 5 0 0.103PF
C29 3 0 0.103PF
VIN1 11 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VIN2 7 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 5 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END

```




Figure C-29. SPICE Plot Section 2 Input 010 One Node Precharge with Widths x2

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****04:55:28*****
0          CMOS/SOS BITSlice SECTION 2 PRECHARGED AT ONE NODE
0****          INPUT LISTING          TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=10.0U
M2 2 5 1 1 PMOS L=5.0U W=20.0U
M3 1 7 6 1 PMOS L=5.0U W=10.0U
M4 10 9 0 0 NMOS L=5.0U W=15.0U
M5 10 7 6 0 NMOS L=5.0U W=15.0U
M6 1 9 6 1 PMOS L=5.0U W=10.0U
M7 1 6 2 1 PMOS L=5.0U W=10.0U
M8 0 11 9 0 NMOS L=5.0U W=15.0U
M9 13 12 0 0 NMOS L=5.0U W=15.0U
M10 13 6 2 0 NMOS L=5.0U W=15.0U
M11 1 11 9 1 PMOS L=5.0U W=30.0U
M12 1 12 2 1 PMOS L=5.0U W=10.0U
M13 1 14 12 1 PMOS L=5.0U W=10.0U
M14 15 11 0 0 NMOS L=5.0U W=15.0U
M15 15 14 12 0 NMOS L=5.0U W=15.0U
M16 1 11 12 1 PMOS L=5.0U W=10.0U
M17 0 7 14 0 NMOS L=5.0U W=15.0U
M18 1 7 14 1 PMOS L=5.0U W=30.0U
C19 1 0 0.1074PF
C20 11 0 0.279PF
C21 0 0 0.951PF
C22 7 0 0.183PF
C23 14 0 0.100PF
C24 12 0 0.116PF
C25 2 0 0.234PF
C26 6 0 0.125PF
C27 9 0 0.101PF
C28 5 0 0.103PF
C29 3 0 0.103PF
VIN1 11 0 PULSE (5V 5V 5NS 0NS 0NS 10NS)
VIN2 7 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VPICAR 5 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END

```




Figure C-30. SPICE Plot Section 2 Input 101 One Node Precharge with Widths x2.

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****04:55:40*****

0 CMOS/SOS BITSlice SECTION 2 PRECHARGED AT ONE NODE

0**** INPUT LISTING TEMPERATURE = 27.000 DEG C

0*****

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=15.0U
M2 2 5 1 1 PMOS L=5.0U W=30.0U
M3 1 7 6 1 PMOS L=5.0U W=10.0U
M4 10 9 0 0 NMOS L=5.0U W=15.0U
M5 10 7 6 0 NMOS L=5.0U W=15.0U
M6 1 9 6 1 PMOS L=5.0U W=10.0U
M7 1 6 2 1 PMOS L=5.0U W=10.0U
M8 0 11 9 0 NMOS L=5.0U W=15.0U
M9 13 12 0 0 NMOS L=5.0U W=15.0U
M10 13 6 2 0 NMOS L=5.0U W=15.0U
M11 1 11 9 1 PMOS L=5.0U W=30.0U
M12 1 12 2 1 PMOS L=5.0U W=10.0U
M13 1 14 12 1 PMOS L=5.0U W=10.0U
M14 15 11 0 0 NMOS L=5.0U W=15.0U
M15 15 14 12 0 NMOS L=5.0U W=15.0U
M16 1 11 12 1 PMOS L=5.0U W=10.0U
M17 0 7 14 0 NMOS L=5.0U W=15.0U
M18 1 7 14 1 PMOS L=5.0U W=30.0U
C19 1 0 0.1074PF
C20 11 0 0.279PF
C21 0 0 0.951PF
C22 7 0 0.183PF
C23 14 0 0.100PF
C24 12 0 0.116PF
C25 2 0 0.234PF
C26 6 0 0.125PF
C27 9 0 0.101PF
C28 5 0 0.103PF
C29 3 0 0.103PF
VIN1 11 0 PULSE (5V 5V 5NS 0NS 0NS 10NS)
VIN2 7 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 5 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END
```



```

1*****12/01/84 ***** SPICE 2G.1 (15OCT88) *****04:55:40*****
# CMOS/SOS BITSlice SECTION 2 PRECHARGED AT ONE NODE X3
0**** TRANSIENT ANALYSIS TEMPERATURE = 27.000 DEG C
0*****

```




Figure C-31. SPICE Plot Section 2 Input 010 One Node Precharge with Widths x3.

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****04:56:00*****
0      CMOS/SOS BITSlice SECTION 2 PRECHARGED AT ONE NODE
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=15.0U
M2 2 5 1 1 PMOS L=5.0U W=30.0U
M3 1 7 6 1 PMOS L=5.0U W=10.0U
M4 10 9 0 0 NMOS L=5.0U W=15.0U
M5 10 7 6 0 NMOS L=5.0U W=15.0U
M6 1 9 6 1 PMOS L=5.0U W=10.0U
M7 1 6 2 1 PMOS L=5.0U W=10.0U
M8 0 11 9 0 NMOS L=5.0U W=15.0U
M9 13 12 0 0 NMOS L=5.0U W=15.0U
M10 13 6 2 0 NMOS L=5.0U W=15.0U
M11 1 11 9 1 PMOS L=5.0U W=30.0U
M12 1 12 2 1 PMOS L=5.0U W=10.0U
M13 1 14 12 1 PMOS L=5.0U W=10.0U
M14 15 11 0 0 NMOS L=5.0U W=15.0U
M15 15 14 12 0 NMOS L=5.0U W=15.0U
M16 1 11 12 1 PMOS L=5.0U W=10.0U
M17 0 7 14 0 NMOS L=5.0U W=15.0U
M18 1 7 14 1 PMOS L=5.0U W=30.0U
C19 1 0 0.1074PF
C20 11 0 0.279PF
C21 0 0 0.951PF
C22 7 0 0.183PF
C23 14 0 0.100PF
C24 12 0 0.116PF
C25 2 0 0.234PF
C26 6 0 0.125PF
C27 9 0 0.101PF
C28 5 0 0.103PF
C29 3 0 0.103PF
VIN1 11 0 PULSE (5V 5V 5NS 0NS 0NS 10NS)
VIN2 7 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 5 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END

```




Figure C-32. SPICE Plot Section 2 Input 101 One Node Precharge with Widths x3.




Figure C-33. Section 2 Precharge Two Node CLL Plot




Figure C-34. Section 2 Two Node Precharge Node Plot.

Table C-6

BITSLICE PRECHARGED SECTION 2 NODE REFERENCE LIST

GND	0
Vdd	1
NMOS	0
PMOS	1
13	2
67	3
1	4
28	5
60	6
7	7
4	8
30	9
47	10
27	11
3	12
32	13
9	14
17	15

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****04:21:59*****
0      CMOS/SOS PRECHARGED BITSlice SECTION 2 TRANSIENT ANALYSIS
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=5.0U
M2 1 3 5 0 NMOS L=5.0U W=5.0U
M3 2 6 1 1 PMOS L=5.0U W=10.0U
M4 5 6 1 1 PMOS L=5.0U W=10.0U
M5 1 7 5 1 PMOS L=5.0U W=10.0U
M6 10 9 0 0 NMOS L=5.0U W=15.0U
M7 10 7 5 0 NMOS L=5.0U W=15.0U
M8 1 9 5 1 PMOS L=5.0U W=10.0U
M9 1 5 11 1 PMOS L=5.0U W=10.0U
M10 0 12 9 0 NMOS L=5.0U W=15.0U
M11 13 2 0 0 NMOS L=5.0U W=15.0U
M12 13 5 11 0 NMOS L=5.0U W=15.0U
M13 1 12 9 1 PMOS L=5.0U W=30.0U
M14 1 2 11 1 PMOS L=5.0U W=10.0U
M15 1 14 2 1 PMOS L=5.0U W=10.0U
M16 15 12 0 0 NMOS L=5.0U W=15.0U
M17 15 14 2 0 NMOS L=5.0U W=15.0U
M18 1 12 2 1 PMOS L=5.0U W=10.0U
M19 0 7 14 0 NMOS L=5.0U W=15.0U
M20 1 7 14 1 PMOS L=5.0U W=30.0U
C21 1 0 0.1135PF
C22 12 0 0.279PF
C23 0 0 0.951PF
C24 7 0 0.183PF
C25 14 0 0.100PF
C26 2 0 0.288PF
C27 11 0 0.134PF
C28 5 0 0.260PF
C29 9 0 0.101PF
C30 6 0 0.103PF
C31 3 0 0.103PF
VIN1 12 0 PULSE (5V 5V 5NS 0NS 0NS 10NS)
VIN2 7 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 6 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(11) (0V,5V)
.END

```

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****04:21:59*****
# CMOS/SOS PRECHARGED BITSlice SECTION 2 TRANSIENT ANALYSIS *
#**** TRANSIENT ANALYSIS TEMPERATURE = 27.000 DEG C
#*****

```




Figure C-35. SPICE Plot Section 2 Input 010 Two Node Precharge Using Basic Widths

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****04:22:09*****

0 CMOS/SOS PRECHARGED BITSlice SECTION 2 TRANSIENT ANALYSIS

0**** INPUT LISTING TEMPERATURE = 27.000 DEG C

0*****

```
.WIDTH OUT=30
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=5.0U
M2 1 3 5 0 NMOS L=5.0U W=5.0U
M3 2 6 1 1 PMOS L=5.0U W=10.0U
M4 5 6 1 1 PMOS L=5.0U W=10.0U
M5 1 7 5 1 PMOS L=5.0U W=10.0U
M6 10 9 0 0 NMOS L=5.0U W=15.0U
M7 10 7 5 0 NMOS L=5.0U W=15.0U
M8 1 9 5 1 PMOS L=5.0U W=10.0U
M9 1 5 11 1 PMOS L=5.0U W=10.0U
M10 0 12 9 0 NMOS L=5.0U W=15.0U
M11 13 2 0 0 NMOS L=5.0U W=15.0U
M12 13 5 11 0 NMOS L=5.0U W=15.0U
M13 1 12 9 1 PMOS L=5.0U W=30.0U
M14 1 2 11 1 PMOS L=5.0U W=10.0U
M15 1 14 2 1 PMOS L=5.0U W=10.0U
M16 15 12 0 0 NMOS L=5.0U W=15.0U
M17 15 14 2 0 NMOS L=5.0U W=15.0U
M18 1 12 2 1 PMOS L=5.0U W=10.0U
M19 0 7 14 0 NMOS L=5.0U W=15.0U
M20 1 7 14 1 PMOS L=5.0U W=30.0U
C21 1 0 0.1135PF
C22 12 0 0.279PF
C23 0 0 0.951PF
C24 7 0 0.103PF
C25 14 0 0.100PF
C26 2 0 0.298PF
C27 11 0 0.134PF
C28 5 0 0.260PF
C29 9 0 0.101PF
C30 6 0 0.103PF
C31 3 0 0.103PF
VIN1 12 0 PULSE (5V 5V 5NS 0NS 0NS 10NS)
VIN2 7 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 6 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(11) (0V,5V)
.END
```


X	TIME	V(11)
0.	0.0000	9.0000
0.5	0.5000	9.0000
1.0	1.0000	9.0000
1.5	1.5000	9.0000
2.0	2.0000	9.0000
2.5	2.5000	9.0000
3.0	3.0000	9.0000
3.5	3.5000	9.0000
4.0	4.0000	9.0000
4.5	4.5000	9.0000
5.0	5.0000	9.0000
5.5	5.5000	9.0000
6.0	6.0000	9.0000
6.5	6.5000	9.0000
7.0	7.0000	9.0000
7.5	7.5000	9.0000
8.0	8.0000	9.0000
8.5	8.5000	9.0000
9.0	9.0000	9.0000
9.5	9.5000	9.0000
10.0	10.0000	9.0000
10.5	10.5000	9.0000
11.0	11.0000	9.0000
11.5	11.5000	9.0000
12.0	12.0000	9.0000
12.5	12.5000	9.0000
13.0	13.0000	9.0000
13.5	13.5000	9.0000
14.0	14.0000	9.0000
14.5	14.5000	9.0000
15.0	15.0000	9.0000
15.5	15.5000	9.0000
16.0	16.0000	9.0000
16.5	16.5000	9.0000
17.0	17.0000	9.0000
17.5	17.5000	9.0000
18.0	18.0000	9.0000
18.5	18.5000	9.0000
19.0	19.0000	9.0000
19.5	19.5000	9.0000
20.0	20.0000	9.0000
20.5	20.5000	9.0000
21.0	21.0000	9.0000
21.5	21.5000	9.0000
22.0	22.0000	9.0000
22.5	22.5000	9.0000
23.0	23.0000	9.0000
23.5	23.5000	9.0000
24.0	24.0000	9.0000
24.5	24.5000	9.0000
25.0	25.0000	9.0000
25.5	25.5000	9.0000
26.0	26.0000	9.0000
26.5	26.5000	9.0000
27.0	27.0000	9.0000
27.5	27.5000	9.0000
28.0	28.0000	9.0000
28.5	28.5000	9.0000
29.0	29.0000	9.0000
29.5	29.5000	9.0000
30.0	30.0000	9.0000
30.5	30.5000	9.0000
31.0	31.0000	9.0000
31.5	31.5000	9.0000
32.0	32.0000	9.0000
32.5	32.5000	9.0000
33.0	33.0000	9.0000
33.5	33.5000	9.0000
34.0	34.0000	9.0000
34.5	34.5000	9.0000
35.0	35.0000	9.0000
35.5	35.5000	9.0000
36.0	36.0000	9.0000
36.5	36.5000	9.0000
37.0	37.0000	9.0000
37.5	37.5000	9.0000
38.0	38.0000	9.0000
38.5	38.5000	9.0000
39.0	39.0000	9.0000
39.5	39.5000	9.0000
40.0	40.0000	9.0000

C-75

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****04:23:09*****
0      CMOS/SOS PRECHARGED BITSlice SECTION 2 TRANSIENT ANALYSIS
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
0*****

```

```


.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=10.0U
M2 1 3 5 0 NMOS L=5.0U W=10.0U
M3 2 6 1 1 PMOS L=5.0U W=20.0U
M4 5 6 1 1 PMOS L=5.0U W=20.0U
M5 1 7 5 1 PMOS L=5.0U W=10.0U
M6 10 9 0 0 NMOS L=5.0U W=15.0U
M7 10 7 5 0 NMOS L=5.0U W=15.0U
M8 1 9 5 1 PMOS L=5.0U W=10.0U
M9 1 5 11 1 PMOS L=5.0U W=10.0U
M10 0 12 9 0 NMOS L=5.0U W=15.0U
M11 13 2 0 0 NMOS L=5.0U W=15.0U
M12 13 5 11 0 NMOS L=5.0U W=15.0U
M13 1 12 9 1 PMOS L=5.0U W=30.0U
M14 1 2 11 1 PMOS L=5.0U W=10.0U
M15 1 14 2 1 PMOS L=5.0U W=10.0U
M16 15 12 0 0 NMOS L=5.0U W=15.0U
M17 15 14 2 0 NMOS L=5.0U W=15.0U
M18 1 12 2 1 PMOS L=5.0U W=10.0U
M19 0 7 14 0 NMOS L=5.0U W=15.0U
M20 1 7 14 1 PMOS L=5.0U W=30.0U
C21 1 0 0.1135PF
C22 12 0 0.279PF
C23 0 0 0.951PF
C24 7 0 0.183PF
C25 14 0 0.100PF
C26 2 0 0.288PF
C27 11 0 0.134PF
C28 5 0 0.260PF
C29 9 0 0.101PF
C30 6 0 0.103PF
C31 3 0 0.103PF
VIN1 12 0 PULSE (5V 5V 5NS 0NS 0NS 10NS)
VIN2 7 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 6 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(11) (0V,5V)
.END

```

```

1*****12/31/84 ***** SPICE 2G.1 (15OCT88) *****04:23:09*****
# CMOS/SOS PRECHARGED BITSlice SECTION 2 TRANSIENT ANALYSIS X2
#**** TRANSIENT ANALYSIS TEMPERATURE = 27.000 DEG C
#*****

```



```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****04:23:51*****
0      CMOS/SOS PRECHARGED BITSlice SECTION 2 TRANSIENT ANALYSIS
0****  INPUT LISTING                      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=10.0U
M2 1 3 5 0 NMOS L=5.0U W=10.0U
M3 2 6 1 1 PMOS L=5.0U W=20.0U
M4 5 6 1 1 PMOS L=5.0U W=20.0U
M5 1 7 5 1 PMOS L=5.0U W=10.0U
M6 10 9 0 0 NMOS L=5.0U W=15.0U
M7 10 7 5 0 NMOS L=5.0U W=15.0U
M8 1 9 5 1 PMOS L=5.0U W=10.0U
M9 1 5 11 1 PMOS L=5.0U W=10.0U
M10 0 12 9 0 NMOS L=5.0U W=15.0U
M11 13 2 0 0 NMOS L=5.0U W=15.0U
M12 13 5 11 0 NMOS L=5.0U W=15.0U
M13 1 12 9 1 PMOS L=5.0U W=30.0U
M14 1 2 11 1 PMOS L=5.0U W=10.0U
M15 1 14 2 1 PMOS L=5.0U W=10.0U
M16 15 12 0 0 NMOS L=5.0U W=15.0U
M17 15 14 2 0 NMOS L=5.0U W=15.0U
M18 1 12 2 1 PMOS L=5.0U W=10.0U
M19 0 7 14 0 NMOS L=5.0U W=15.0U
M20 1 7 14 1 PMOS L=5.0U W=30.0U
C21 1 0 0.1135PF
C22 12 0 0.279PF
C23 0 0 0.951PF
C24 7 0 0.183PF
C25 14 0 0.100PF
C26 2 0 0.288PF
C27 11 0 0.134PF
C28 5 0 0.260PF
C29 9 0 0.101PF
C30 6 0 0.103PF
C31 3 0 0.103PF
VIN1 12 0 PULSE (5V 5V 5NS 0NS 0NS 10NS)
VIN2 7 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 6 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(11) (0V,5V)
.END

```




Figure C-38. SPICE Plot Section 2 Input 101 Two Node Precharge with Widths x2.

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****04:25:04*****

0 CMOS/SOS PRECHARGED BITSlice SECTION 2 TRANSIENT ANALYSIS

0**** INPUT LISTING TEMPERATURE = 27.000 DEG C

0*****

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=15.0U
M2 1 3 5 0 NMOS L=5.0U W=15.0U
M3 2 6 1 1 PMOS L=5.0U W=30.0U
M4 5 6 1 1 PMOS L=5.0U W=30.0U
M5 1 7 5 1 PMOS L=5.0U W=10.0U
M6 10 9 0 0 NMOS L=5.0U W=15.0U
M7 10 7 5 0 NMOS L=5.0U W=15.0U
M8 1 9 5 1 PMOS L=5.0U W=10.0U
M9 1 5 11 1 PMOS L=5.0U W=10.0U
M10 0 12 9 0 NMOS L=5.0U W=15.0U
M11 13 2 0 0 NMOS L=5.0U W=15.0U
M12 13 5 11 0 NMOS L=5.0U W=15.0U
M13 1 12 9 1 PMOS L=5.0U W=30.0U
M14 1 2 11 1 PMOS L=5.0U W=10.0U
M15 1 14 2 1 PMOS L=5.0U W=10.0U
M16 15 12 0 0 NMOS L=5.0U W=15.0U
M17 15 14 2 0 NMOS L=5.0U W=15.0U
M18 1 12 2 1 PMOS L=5.0U W=10.0U
M19 0 7 14 0 NMOS L=5.0U W=15.0U
M20 1 7 14 1 PMOS L=5.0U W=30.0U
C21 1 0 0.1135PF
C22 12 0 0.279PF
C23 0 0 0.951PF
C24 7 0 0.183PF
C25 14 0 0.100PF
C26 2 0 0.288PF
C27 11 0 0.134PF
C28 5 0 0.260PF
C29 9 0 0.101PF
C30 6 0 0.103PF
C31 3 0 0.103PF
VIN1 12 0 PULSE (5V 5V 5NS 0NS 0NS 10NS)
VIN2 7 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 6 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(11) (0V,5V)
.END
```




Figure C-39. SPICE Plot Section 2 Input 010 Two Node Precharge with Widths x3.

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****04:25:34*****

0 CMOS/SOS PRECHARGED BITSlice SECTION 2 TRANSIENT ANALYSIS

0**** INPUT LISTING TEMPERATURE = 27.000 DEG C

0*****

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=15.0U
M2 1 3 5 0 NMOS L=5.0U W=15.0U
M3 2 6 1 1 PMOS L=5.0U W=30.0U
M4 5 6 1 1 PMOS L=5.0U W=30.0U
M5 1 7 5 1 PMOS L=5.0U W=10.0U
M6 10 9 0 0 NMOS L=5.0U W=15.0U
M7 10 7 5 0 NMOS L=5.0U W=15.0U
M8 1 9 5 1 PMOS L=5.0U W=10.0U
M9 1 5 11 1 PMOS L=5.0U W=10.0U
M10 0 12 9 0 NMOS L=5.0U W=15.0U
M11 13 2 0 0 NMOS L=5.0U W=15.0U
M12 13 5 11 0 NMOS L=5.0U W=15.0U
M13 1 12 9 1 PMOS L=5.0U W=30.0U
M14 1 2 11 1 PMOS L=5.0U W=10.0U
M15 1 14 2 1 PMOS L=5.0U W=10.0U
M16 15 12 0 0 NMOS L=5.0U W=15.0U
M17 15 14 2 0 NMOS L=5.0U W=15.0U
M18 1 12 2 1 PMOS L=5.0U W=10.0U
M19 0 7 14 0 NMOS L=5.0U W=15.0U
M20 1 7 14 1 PMOS L=5.0U W=30.0U
C21 1 0 0.1135PF
C22 12 0 0.279PF
C23 0 0 0.951PF
C24 7 0 0.183PF
C25 14 0 0.100PF
C26 2 0 0.208PF
C27 11 0 0.134PF
C28 5 0 0.260PF
C29 9 0 0.101PF
C30 6 0 0.103PF
C31 3 0 0.103PF
VIN1 12 0 PULSE (5V 5V 5NS 0NS 0NS 10NS)
VIN2 7 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP10A 6 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(11) (0V,5V)
.END
```


	TIME	V(11)							
X		#.	d+00	1.250d+00	2.500d+00	3.750d+00	5.000d+00		
#.	1+00	9.075d-08	*						
1.000d-09	9.075d-08	*							
1.500d-09	9.075d-08	*							
2.000d-09	9.075d-08	*							
2.500d-09	9.075d-08	*							
3.000d-09	9.075d-08	*							
3.500d-09	9.075d-08	*							
4.000d-09	9.075d-08	*							
4.500d-09	9.075d-08	*							
5.000d-09	9.075d-08	*							
5.500d-09	9.075d-08	*							
6.000d-09	9.075d-08	*							
6.500d-09	9.124d-08	*							
7.000d-09	9.299d-08	*							
7.500d-09	6.693d-06	*							
8.000d-09	3.762d-03	*							
8.500d-09	2.880d-02	*							
9.000d-09	4.678d-02	*							
9.500d-09	1.158d-01	*							
1.000d-08	2.186d-01	*							
1.500d-08	3.569d-01	*							
1.800d-08	5.913d-01	*							
1.150d-08	8.761d-01	*							
1.200d-08	1.278d+00	*							
1.250d-08	1.727d+00	*							
1.300d-08	2.218d+00	*							
1.350d-08	2.732d+00	*							
1.400d-08	3.222d+00	*							
1.450d-08	3.625d+00	*							
1.500d-08	3.985d+00	*							
1.550d-08	4.274d+00	*							
1.600d-08	4.482d+00	*							
1.650d-08	4.634d+00	*							
1.700d-08	4.739d+00	*							
1.750d-08	4.811d+00	*							
1.800d-08	4.857d+00	*							
1.850d-08	4.879d+00	*							
1.900d-08	4.849d+00	*							
1.950d-08	4.739d+00	*							
2.000d-08	4.568d+00	*							
2.050d-08	4.284d+00	*							
2.100d-08	3.987d+00	*							
2.150d-08	3.472d+00	*							
2.200d-08	2.925d+00	*							
2.250d-08	2.368d+00	*							
2.300d-08	1.798d+00	*							
2.350d-08	1.312d+00	*							
2.400d-08	8.799d-01	*							
2.450d-08	5.763d-01	*							
2.500d-08	3.613d-01	*							
2.550d-08	2.819d-01	*							
2.600d-08	1.272d-01	*							
2.650d-08	6.983d-02	*							
2.700d-08	3.981d-02	*							
2.750d-08	2.242d-02	*							
2.800d-08	1.385d-02	*							
2.850d-08	6.788d-03	*							
2.900d-08	3.932d-03	*							
2.950d-08	2.153d-03	*							
3.000d-08	1.865d-03	*							
3.050d-08									

C-83




Figure C-41. Basic Section 3 CLL Plot.




Figure C-42. Basic Section 3 Node Plot.

Table C-7

BITSLICE SECTION 3 NODE LIST

GND	0
Vdd	1
NMOS	0
PMOS	1
11	2
51	3
1	4
30	5
2	6
42	7
54	8
5	9
46	10
29	11
13	12
35	13
14	14
3	15
18	16

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****01:15:15*****
0      CMOS/SOS BITSlice SECTION 3 BASIC TRANSIENT ANALYSIS
0****  INPUT LISTING                      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 1 PMOS L=5.0U W=10.0U
M2 1 2 5 1 PMOS L=5.0U W=10.0U
M3 8 7 0 0 NMOS L=5.0U W=15.0U
M4 8 3 2 0 NMOS L=5.0U W=15.0U
M5 1 7 2 1 PMOS L=5.0U W=10.0U
M6 10 9 0 0 NMOS L=5.0U W=15.0U
M7 10 2 5 0 NMOS L=5.0U W=15.0U
M8 1 9 5 1 PMOS L=5.0U W=10.0U
M9 1 5 11 1 PMOS L=5.0U W=10.0U
M10 10 12 0 0 NMOS L=5.0U W=15.0U
M11 10 5 11 0 NMOS L=5.0U W=15.0U
M12 1 12 11 1 PMOS L=5.0U W=10.0U
M13 1 11 12 1 PMOS L=5.0U W=10.0U
M14 0 1 14 0 NMOS L=5.0U W=15.0U
M15 16 15 0 0 NMOS L=5.0U W=15.0U
M16 10 14 12 0 NMOS L=5.0U W=15.0U
M17 1 12 14 1 PMOS L=5.0U W=30.0U
M18 1 15 12 1 PMOS L=5.0U W=10.0U
M19 0 15 9 0 NMOS L=5.0U W=15.0U
M20 1 15 9 1 PMOS L=5.0U W=30.0U
C21 1 0 0.501PF
C22 0 0 0.405PF
C23 15 0 0.140PF
C24 9 0 0.141PF
C25 2 0 0.238PF
C26 12 0 0.130PF
C27 14 0 0.104PF
C28 11 0 0.134PF
C29 5 0 0.137PF
VIN1 15 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VCAP 0 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VSEL 7 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
.TRAN 0.5NS 4NS
.PLOT TRAN V(11) (0V,5V)
.END

```

[illegible]

C-87

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****01:19:51*****

0 CMOS/SOS BITSlice SECTION 3 BASIC TRANSIENT ANALYSIS

0**** INPUT LISTING TEMPERATURE = 27.000 DEG C

0*****

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 1 PMOS L=5.0U W=10.0U
M2 1 2 5 1 PMOS L=5.0U W=10.0U
M3 0 7 0 0 NMOS L=5.0U W=15.0U
M4 0 3 2 0 NMOS L=5.0U W=15.0U
M5 1 7 2 1 PMOS L=5.0U W=10.0U
M6 10 9 0 0 NMOS L=5.0U W=15.0U
M7 10 2 5 0 NMOS L=5.0U W=15.0U
M8 1 9 5 1 PMOS L=5.0U W=10.0U
M9 1 5 11 1 PMOS L=5.0U W=10.0U
M10 13 12 0 0 NMOS L=5.0U W=15.0U
M11 13 5 11 0 NMOS L=5.0U W=15.0U
M12 1 12 11 1 PMOS L=5.0U W=10.0U
M13 1 14 12 1 PMOS L=5.0U W=10.0U
M14 0 2 14 0 NMOS L=5.0U W=15.0U
M15 16 15 0 0 NMOS L=5.0U W=15.0U
M16 10 14 12 0 NMOS L=5.0U W=15.0U
M17 1 2 14 1 PMOS L=5.0U W=30.0U
M18 1 15 12 1 PMOS L=5.0U W=10.0U
M19 0 15 9 0 NMOS L=5.0U W=15.0U
M20 1 15 9 1 PMOS L=5.0U W=30.0U
C21 1 0 0.501PF
C22 0 0 0.465PF
C23 15 0 0.140PF
C24 9 0 0.141PF
C25 2 0 0.230PF
C26 12 0 0.130PF
C27 14 0 0.134PF
C28 11 0 0.134PF
C29 5 0 0.137PF
VIN1 15 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VOUT 3 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VSEL 7 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(11) (0V,5V)
.END
```

```

*****12/01/84 ***** SPICE 2G.1 (15OCT88) *****01:19:51*****
#      CMOS/50S BITSlice SECTION 3 BASIC TRANSIENT ANALYSIS
#****  TRANSIENT ANALYSIS          TEMPERATURE = 27.000 DEG C
#*****

```




Figure C-44. SPICE Plot Basic Section 3 Input 101.




Figure C-45. CLL Plot Section 3 One Node Precharge.




Figure C-46. Section 3 One Node Precharge Node Plot.

Table C-8

BITSLICE SECTION 3 NODE REFERENMCE LIST - ONE NODE PRECHARGE

GND	0
Vdd	1
NMOS	0
PMOS	1
33	2
85	3
1	4
81	5
3	6
66	7
42	8
5	9
6	10
57	11
70	12
20	13
61	14
17	15
47	16
34	17
29	18
8	19
30	20
22	21

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****19:46:30****
0      CMOS/SOS BITSlice SECTION 3 PRECHARGED AT ONE NODE
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=5.0U
M2 2 5 1 1 PMOS L=5.0U W=10.0U
M3 1 7 6 1 PMOS L=5.0U W=10.0U
M4 1 9 8 1 PMOS L=5.0U W=10.0U
M5 12 11 0 0 NMOS L=5.0U W=15.0U
M6 12 7 6 0 NMOS L=5.0U W=15.0U
M7 1 11 6 1 PMOS L=5.0U W=10.0U
M8 14 13 0 0 NMOS L=5.0U W=15.0U
M9 14 9 8 0 NMOS L=5.0U W=15.0U
M10 1 13 8 1 PMOS L=5.0U W=10.0U
M11 1 3 2 1 PMOS L=5.0U W=10.0U
M12 16 15 0 0 NMOS L=5.0U W=15.0U
M13 16 8 2 0 NMOS L=5.0U W=15.0U
M14 2 13 17 0 NMOS L=5.0U W=5.0U
M15 1 15 2 1 PMOS L=5.0U W=10.0U
M16 1 19 15 1 PMOS L=5.0U W=10.0U
M17 2 20 17 1 PMOS L=5.0U W=10.0U
M18 0 6 13 0 NMOS L=5.0U W=15.0U
M19 21 6 0 0 NMOS L=5.0U W=15.0U
M20 21 19 15 0 NMOS L=5.0U W=15.0U
M21 1 6 13 1 PMOS L=5.0U W=30.0U
M22 1 6 15 1 PMOS L=5.0U W=10.0U
M23 0 9 19 0 NMOS L=5.0U W=15.0U
M24 1 9 19 1 PMOS L=5.0U W=30.0U
C25 1 0 0.1230PF
C26 6 0 0.316PF
C27 9 0 0.232PF
C28 0 0 0.940PF
C29 19 0 0.111PF
C30 15 0 0.120PF
C31 13 0 0.103PF
C32 2 0 0.204PF
C33 17 0 0.1PF
C34 0 0 0.119PF
VIN1 9 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP10A 5 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
VCEL 7 0 PULSE (5V 0V 0NS 0NS 0NS 10NS)
VCAF 11 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VPH12 13 0 PULSE (5V 0V 0NS 0NS 0NS 20NS)
VPH12CAR 20 0 PULSE (0V 0V 0NS 0NS 0NS 20NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END

```

```

*****12/01/84 ***** SPICE 2G.1 (15OCT88) *****19:46:38*****
# CMOS/SOS BITSlice SECTION 3 PRECHARGED AT ONE NODE X1
#**** TRANSCIENT ANALYSIS TEMPERATURE = 27.000 DEG C
#*****

```




Figure C-47. SPICE Plot Section 3 Input 010 One Node Precharge with Basic Widths.

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****19:46:01*****

0 CMOS/SOS BITSlice SECTION 3 PRECHARGED AT ONE NODE

0**** INPUT LISTING TEMPERATURE = 27.000 DEG C

0*****

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=5.0U
M2 2 5 1 1 PMOS L=5.0U W=10.0U
M3 1 7 6 1 PMOS L=5.0U W=10.0U
M4 1 9 8 1 PMOS L=5.0U W=10.0U
M5 12 11 0 0 NMOS L=5.0U W=15.0U
M6 12 7 6 0 NMOS L=5.0U W=15.0U
M7 1 11 6 1 PMOS L=5.0U W=10.0U
M8 14 13 0 0 NMOS L=5.0U W=15.0U
M9 14 9 8 0 NMOS L=5.0U W=15.0U
M10 1 13 8 1 PMOS L=5.0U W=10.0U
M11 1 3 2 1 PMOS L=5.0U W=10.0U
M12 16 15 0 0 NMOS L=5.0U W=15.0U
M13 16 8 2 0 NMOS L=5.0U W=15.0U
M14 2 13 17 0 NMOS L=5.0U W=5.0U
M15 1 15 2 1 PMOS L=5.0U W=10.0U
M16 1 19 15 1 PMOS L=5.0U W=10.0U
M17 2 20 17 1 PMOS L=5.0U W=10.0U
M18 0 6 13 0 NMOS L=5.0U W=15.0U
M19 21 6 0 0 NMOS L=5.0U W=15.0U
M20 21 19 15 0 NMOS L=5.0U W=15.0U
M21 1 6 13 1 PMOS L=5.0U W=30.0U
M22 1 6 15 1 PMOS L=5.0U W=10.0U
M23 0 0 19 0 NMOS L=5.0U W=15.0U
M24 1 0 19 1 PMOS L=5.0U W=30.0U
C25 1 0 0.1230PF
C26 6 0 0.316PF
C27 9 0 0.232PF
C28 0 0 0.940PF
C29 19 0 0.111PF
C30 15 0 0.120PF
C31 13 0 0.100PF
C32 2 0 0.231PF
C33 17 0 0.1PF
C34 8 0 0.110PF
VIN1 9 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 5 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
VSEL 7 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VCAP 11 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VPH12 10 0 PULSE (5V 5V 0NS 0NS 0NS 20NS)
VPH12BAR 0 0 PULSE (0V 0V 0NS 0NS 0NS 20NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END
```




Figure C-48. SPICE Plot Section 3 Input 101 One Node Precharge with Basic Widths

1*****12/31/84 ***** SPICE 2G.1 (15OCT88) *****19:47:50*****

0 CMOS/SOS BITSlice SECTION 3 PRECHARGED AT ONE NODE

0**** INPUT LISTING TEMPERATURE = 27.000 DEG C

0*****

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=10.0U
M2 2 5 1 1 PMOS L=5.0U W=20.0U
M3 1 7 6 1 PMOS L=5.0U W=10.0U
M4 1 9 8 1 PMOS L=5.0U W=10.0U
M5 12 11 0 0 NMOS L=5.0U W=15.0U
M6 12 7 6 0 NMOS L=5.0U W=15.0U
M7 1 11 6 1 PMOS L=5.0U W=10.0U
M8 14 13 0 0 NMOS L=5.0U W=15.0U
M9 14 9 8 0 NMOS L=5.0U W=15.0U
M10 1 13 0 1 PMOS L=5.0U W=10.0U
M11 1 3 2 1 PMOS L=5.0U W=10.0U
M12 16 15 0 0 NMOS L=5.0U W=15.0U
M13 16 8 2 0 NMOS L=5.0U W=15.0U
M14 2 10 17 0 NMOS L=5.0U W=5.0U
M15 1 15 2 1 PMOS L=5.0U W=10.0U
M16 1 10 15 1 PMOS L=5.0U W=10.0U
M17 2 20 17 1 PMOS L=5.0U W=10.0U
M18 0 0 13 0 NMOS L=5.0U W=15.0U
M19 21 6 0 0 NMOS L=5.0U W=15.0U
M20 21 19 15 0 NMOS L=5.0U W=15.0U
M21 1 6 13 1 PMOS L=5.0U W=30.0U
M22 1 6 15 1 PMOS L=5.0U W=10.0U
M23 0 0 19 0 NMOS L=5.0U W=15.0U
M24 1 0 19 1 PMOS L=5.0U W=30.0U
C25 1 0 0.1230PF
C26 6 0 0.316PF
C27 9 0 0.232PF
C28 0 0 0.340PF
C29 19 0 0.111PF
C30 15 0 0.120PF
C31 13 0 0.100PF
C32 2 0 0.200PF
C33 17 0 0.1PF
C34 8 0 0.110PF
VIN1 9 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
V10A 5 0 PULSE (0V 0V 4NS 0NS 0NS 2NS)
V0EL 7 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
V0AF 11 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
V0H12 10 0 PULSE (0V 0V 0NS 0NS 0NS 20NS)
V0H20A 20 0 PULSE (0V 0V 0NS 0NS 0NS 20NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END
```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****19:47:50*****

CMOS/SOS BITSlice SECTION 3 PRECHARGED AT ONE NODE X2

g**** TRANSIENT ANALYSIS TEMPERATURE = 27.000 DEG C

g*****




Figure C-49. SPICE Plot Section 3 Input 010 One Node Precharge with Widths x2.

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****19:47:07****

0 CMOS/SOS BITSlice SECTION 3 PRECHARGED AT ONE NODE

0**** INPUT LISTING TEMPERATURE = 27.000 DEG

0*****

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=10.0U
M2 2 5 1 1 PMOS L=5.0U W=20.0U
M3 1 7 6 1 PMOS L=5.0U W=10.0U
M4 1 9 8 1 PMOS L=5.0U W=10.0U
M5 12 11 0 0 NMOS L=5.0U W=15.0U
M6 12 7 6 0 NMOS L=5.0U W=15.0U
M7 1 11 6 1 PMOS L=5.0U W=10.0U
M8 14 13 0 0 NMOS L=5.0U W=15.0U
M9 14 9 8 0 NMOS L=5.0U W=15.0U
M10 1 13 0 1 PMOS L=5.0U W=10.0U
M11 1 3 2 1 PMOS L=5.0U W=10.0U
M12 16 15 0 0 NMOS L=5.0U W=15.0U
M13 16 8 2 0 NMOS L=5.0U W=15.0U
M14 2 10 17 0 NMOS L=5.0U W=5.0U
M15 1 15 2 1 PMOS L=5.0U W=10.0U
M16 1 10 13 1 PMOS L=5.0U W=10.0U
M17 2 20 17 1 PMOS L=5.0U W=10.0U
M18 0 6 13 0 NMOS L=5.0U W=15.0U
M19 21 6 0 0 NMOS L=5.0U W=15.0U
M20 21 10 15 0 NMOS L=5.0U W=15.0U
M21 1 6 13 1 PMOS L=5.0U W=30.0U
M22 1 6 15 1 PMOS L=5.0U W=10.0U
M23 0 9 10 0 NMOS L=5.0U W=15.0U
M24 1 9 10 1 PMOS L=5.0U W=30.0U
C25 1 0 0.1230PF
C26 6 0 0.316PF
C27 9 0 0.232PF
C28 0 0 0.040PF
C29 19 0 0.111PF
C30 15 0 0.120PF
C31 13 0 0.100PF
C32 0 0 0.230PF
C33 17 0 0.1PF
C34 3 0 0.110PF
VIN1 0 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VF1 0 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VF10 0 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
VSEL 7 0 PULSE (5V 0V 0NS 0NS 0NS 10NS)
VCRP 11 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VFH12 10 0 PULSE (5V 0V 0NS 0NS 0NS 20NS)
VFH12CAR 20 0 PULSE (0V 0V 0NS 0NS 0NS 20NS)
.TEAM 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END
```





Figure C-50. SPICE Plot Section 3 Input 101 One Node Precharge with Widths x2.

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****19:48:57*****
0      CMOS/SOS BITSlice SECTION 3 PRECHARGED AT ONE NODE
J****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
J*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=15.0U
M2 2 5 1 1 PMOS L=5.0U W=30.0U
M3 1 7 6 1 PMOS L=5.0U W=10.0U
M4 1 9 3 1 PMOS L=5.0U W=10.0U
M5 12 11 0 0 NMOS L=5.0U W=15.0U
M6 12 7 6 0 NMOS L=5.0U W=15.0U
M7 1 11 6 1 PMOS L=5.0U W=10.0U
M8 14 13 0 0 NMOS L=5.0U W=15.0U
M9 14 9 8 0 NMOS L=5.0U W=15.0U
M10 1 13 8 1 PMOS L=5.0U W=10.0U
M11 1 8 2 1 PMOS L=5.0U W=10.0U
M12 16 15 0 0 NMOS L=5.0U W=15.0U
M13 16 3 2 0 NMOS L=5.0U W=15.0U
M14 2 10 17 0 NMOS L=5.0U W=5.0U
M15 1 15 2 1 PMOS L=5.0U W=10.0U
M16 1 19 15 1 PMOS L=5.0U W=10.0U
M17 2 20 17 1 PMOS L=5.0U W=10.0U
M18 0 5 13 0 NMOS L=5.0U W=15.0U
M19 21 6 0 0 NMOS L=5.0U W=15.0U
M20 21 10 15 0 NMOS L=5.0U W=15.0U
M21 1 0 13 1 PMOS L=5.0U W=30.0U
M22 1 5 15 1 PMOS L=5.0U W=10.0U
M23 0 0 19 0 NMOS L=5.0U W=15.0U
M24 1 0 19 1 PMOS L=5.0U W=30.0U
C25 1 0 0.1230PF
C26 6 0 0.316PF
C27 9 0 0.202PF
C28 0 0 0.940PF
C29 19 0 0.111PF
C30 15 0 0.120PF
C31 13 0 0.100PF
C32 2 0 0.234PF
C33 17 0 0.1PF
C34 8 0 0.119PF
VIN1 0 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP10A 5 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
VCEL 7 0 PULSE (5V 0V 0NS 0NS 0NS 10NS)
VOPAR 11 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VPH12 13 0 PULSE (5V 0V 0NS 0NS 0NS 20NS)
VPHICBAR 20 0 PULSE (0V 0V 0NS 0NS 0NS 20NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END

```

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT88) *****19:48:57*****
# CMOS/SOS BITSlice SECTION 3 PRECHARGED AT ONE NODE X3
#**** TRANSIENT ANALYSIS TEMPERATURE = 27.000 DEG C
#*****

```




Figure C-51. SPICE Plot Section 3 Input 010 One Node Precharge with Widths x3.

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****19:48:24*****
0      CMOS/SOS BITSlice SECTION 3 PRECHARGED AT ONE NODE
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=15.0U
M2 2 5 1 1 PMOS L=5.0U W=30.0U
M3 1 7 6 1 PMOS L=5.0U W=10.0U
M4 1 9 8 1 PMOS L=5.0U W=10.0U
M5 12 11 0 0 NMOS L=5.0U W=15.0U
M6 12 7 6 0 NMOS L=5.0U W=15.0U
M7 1 11 6 1 PMOS L=5.0U W=10.0U
M8 14 13 0 0 NMOS L=5.0U W=15.0U
M9 14 9 8 0 NMOS L=5.0U W=15.0U
M10 1 13 8 1 PMOS L=5.0U W=10.0U
M11 1 8 2 1 PMOS L=5.0U W=10.0U
M12 16 15 0 0 NMOS L=5.0U W=15.0U
M13 16 8 2 0 NMOS L=5.0U W=15.0U
M14 2 18 17 0 NMOS L=5.0U W=5.0U
M15 1 15 2 1 PMOS L=5.0U W=10.0U
M16 1 19 15 1 PMOS L=5.0U W=10.0U
M17 2 20 17 1 PMOS L=5.0U W=10.0U
M18 0 0 13 0 NMOS L=5.0U W=15.0U
M19 21 6 0 0 NMOS L=5.0U W=15.0U
M20 21 19 15 0 NMOS L=5.0U W=15.0U
M21 1 6 13 1 PMOS L=5.0U W=30.0U
M22 1 6 15 1 PMOS L=5.0U W=10.0U
M23 0 9 19 0 NMOS L=5.0U W=15.0U
M24 1 9 19 1 PMOS L=5.0U W=30.0U
C25 1 0 0.1230PF
C26 6 0 0.316PF
C27 9 0 0.232PF
C28 0 0 0.940PF
C29 19 0 0.111PF
C30 15 0 0.120PF
C31 13 0 0.103PF
C32 2 0 0.234PF
C33 17 0 0.1PF
C34 8 0 0.119PF
VIN1 9 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP10AR 5 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
VSEL 7 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VCAP 11 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VPH12 18 0 PULSE (5V 5V 0NS 0NS 0NS 20NS)
VPH120AR 20 0 PULSE (0V 0V 0NS 0NS 0NS 20NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END

```




Figure C-52. SPICE Plot Section 3 Input 101 One Node Precharge with Widths x3.




Figure C-53. Section 3 Four Node Precharge CLL Plot.




Figure C-54. Section 3 Four Node Precharge Node Plot.

Table C-9

BITSLICE PRECHARGED SECTION 3 NODE REFERENCE LIST

GND	Ø
Vdd	1
NMOS	Ø
PMOS	1
34	2
1Ø5	3
1	4
21	5
3	6
5	7
92	8
69	9
43	1Ø
7	11
8	12
58	13
73	14
64	15
18	16
48	17
35	18
3Ø	19
31	2Ø
23	21

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****19:42:58*****

0 CMOS/SOS PRECHARGED BITSlice SECTION 3 TRANSIENT ANALYSIS

0**** INPUT LISTING TEMPERATURE = 27.000 DEG C

0*****

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=5.0U
M2 1 3 5 0 NMOS L=5.0U W=5.0U
M3 1 3 6 0 NMOS L=5.0U W=5.0U
M4 1 3 7 0 NMOS L=5.0U W=5.0U
M5 2 8 1 1 PMOS L=5.0U W=10.0U
M6 5 8 1 1 PMOS L=5.0U W=10.0U
M7 6 8 1 1 PMOS L=5.0U W=10.0U
M8 7 8 1 1 PMOS L=5.0U W=10.0U
M9 1 9 6 1 PMOS L=5.0U W=10.0U
M10 1 11 10 1 PMOS L=5.0U W=10.0U
M11 14 13 0 0 NMOS L=5.0U W=15.0U
M12 14 9 6 0 NMOS L=5.0U W=15.0U
M13 1 13 6 1 PMOS L=5.0U W=10.0U
M14 15 5 0 0 NMOS L=5.0U W=15.0U
M15 15 11 10 0 NMOS L=5.0U W=15.0U
M16 1 5 10 1 PMOS L=5.0U W=10.0U
M17 1 10 2 1 PMOS L=5.0U W=10.0U
M18 17 16 0 0 NMOS L=5.0U W=15.0U
M19 17 10 2 0 NMOS L=5.0U W=15.0U
M20 2 19 13 0 NMOS L=5.0U W=5.0U
M21 1 16 2 1 PMOS L=5.0U W=10.0U
M22 1 7 16 1 PMOS L=5.0U W=10.0U
M23 2 20 13 1 PMOS L=5.0U W=10.0U
M24 0 6 5 0 NMOS L=5.0U W=15.0U
M25 21 6 0 0 NMOS L=5.0U W=15.0U
M26 21 7 16 0 NMOS L=5.0U W=15.0U
M27 1 6 5 1 PMOS L=5.0U W=30.0U
M28 1 6 16 1 PMOS L=5.0U W=10.0U
M29 0 11 7 0 NMOS L=5.0U W=15.0U
M30 1 11 7 1 PMOS L=5.0U W=30.0U
C31 1 0 0.1416PF
C32 6 0 0.433PF
C33 7 0 0.359PF
C34 11 0 0.232PF
C35 0 0 0.940PF
C36 16 0 0.120PF
C37 5 0 0.266PF
C38 2 0 0.234PF
C39 18 0 0.1PF
C40 10 0 0.119PF
C41 3 0 0.50PF
VIN1 11 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VCAR 9 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VSEL 13 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 3 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
VPH12 19 0 PULSE (0V 5V 5NS 0NS 0NS 20NS)
VPH12BAR 20 0 PULSE (5V 0V 5NS 0NS 0NS 20NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END
```



```

1*****12/31/84 ***** SPICE 2G.1 (15OCT88) *****19:42:58*****
#      CMOS/SOS PRECHARGED BITSlice SECTION 3 TRANSIENT ANALYSIS #1
0**** TRANSIENT ANALYSIS          TEMPERATURE = 27.000 DEG C
*****

```




Figure C-55. SPICE Plot Section 3 Input 010 Four Node Precharge with Basic Widths.

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****19:43:27*****
0          CMOS/COS PRECHARGED BITSlice SECTION 3 TRANSIENT ANALYSIS
0****      INPUT LISTING                      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=30
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=5.0U
M2 1 3 5 0 NMOS L=5.0U W=5.0U
M3 1 3 6 0 NMOS L=5.0U W=5.0U
M4 1 3 7 0 NMOS L=5.0U W=5.0U
M5 2 8 1 1 PMOS L=5.0U W=10.0U
M6 5 8 1 1 PMOS L=5.0U W=10.0U
M7 6 8 1 1 PMOS L=5.0U W=10.0U
M8 7 8 1 1 PMOS L=5.0U W=10.0U
M9 1 9 6 1 PMOS L=5.0U W=10.0U
M10 1 11 10 1 PMOS L=5.0U W=10.0U
M11 14 13 0 0 NMOS L=5.0U W=15.0U
M12 14 9 6 0 NMOS L=5.0U W=15.0U
M13 1 13 6 1 PMOS L=5.0U W=10.0U
M14 15 5 0 0 NMOS L=5.0U W=15.0U
M15 15 11 10 0 NMOS L=5.0U W=15.0U
M16 1 5 10 1 PMOS L=5.0U W=10.0U
M17 1 10 2 1 PMOS L=5.0U W=10.0U
M18 17 16 0 0 NMOS L=5.0U W=15.0U
M19 17 10 2 0 NMOS L=5.0U W=15.0U
M20 2 19 13 0 NMOS L=5.0U W=5.0U
M21 1 16 2 1 PMOS L=5.0U W=10.0U
M22 1 7 16 1 PMOS L=5.0U W=10.0U
M23 2 20 18 1 PMOS L=5.0U W=10.0U
M24 0 6 5 0 NMOS L=5.0U W=15.0U
M25 21 6 0 0 NMOS L=5.0U W=15.0U
M26 21 7 16 0 NMOS L=5.0U W=15.0U
M27 1 6 5 1 PMOS L=5.0U W=30.0U
M28 1 6 16 1 PMOS L=5.0U W=10.0U
M29 0 11 7 0 NMOS L=5.0U W=15.0U
M30 1 11 7 1 PMOS L=5.0U W=30.0U
C31 1 0 0.1416PF
C32 6 0 0.433PF
C33 7 0 0.350PF
C34 11 0 0.232PF
C35 0 0 0.940PF
C36 16 0 0.120PF
C37 5 0 0.266PF
C38 2 0 0.234PF
C39 10 0 0.1PF
C40 10 0 0.119PF
C41 3 0 0.50PF
VIN1 11 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VCAR 9 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VSEL 13 0 PULSE (5V 0V 0NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 0V 4NS 0NS 0NS 2NS)
VP10AR 0 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
VPH12 19 0 PULSE (0V 0V 5NS 0NS 0NS 20NS)
VPH12BAR 20 0 PULSE (5V 0V 5NS 0NS 0NS 20NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END

```

```

1*****12/1/84 ***** SPICE 2G.1 (15OCT88) *****19:43:27*****
# CMOS/SOS PRECHARGED BITSlice SECTION 3 TRANSIENT ANALYSIS *1
***** TRANSIENT ANALYSIS TEMPERATURE = 27.000 DEG C
*****

```




Figure C-56. SPICE Plot Section 3 Input 101 Four Node precharge with Basic Widths.

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****19:43:55*****

0 CMOS/SOS PRECHARGED BITSlice SECTION 3 TRANSIENT ANALYSIS

0**** INPUT LISTING TEMPERATURE = 27.000 DEG C

0*****

```
.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=10.0U
M2 1 3 5 0 NMOS L=5.0U W=10.0U
M3 1 3 6 0 NMOS L=5.0U W=10.0U
M4 1 3 7 0 NMOS L=5.0U W=10.0U
M5 2 8 1 1 PMOS L=5.0U W=20.0U
M6 5 8 1 1 PMOS L=5.0U W=20.0U
M7 6 8 1 1 PMOS L=5.0U W=20.0U
M8 7 8 1 1 PMOS L=5.0U W=20.0U
M9 1 9 6 1 PMOS L=5.0U W=10.0U
M10 1 11 10 1 PMOS L=5.0U W=10.0U
M11 14 13 0 0 NMOS L=5.0U W=15.0U
M12 14 9 6 0 NMOS L=5.0U W=15.0U
M13 1 13 6 1 PMOS L=5.0U W=10.0U
M14 15 5 0 0 NMOS L=5.0U W=15.0U
M15 15 11 10 0 NMOS L=5.0U W=15.0U
M16 1 5 10 1 PMOS L=5.0U W=10.0U
M17 1 10 2 1 PMOS L=5.0U W=10.0U
M18 17 16 0 0 NMOS L=5.0U W=15.0U
M19 17 10 2 0 NMOS L=5.0U W=15.0U
M20 2 19 13 0 NMOS L=5.0U W=5.0U
M21 1 16 2 1 PMOS L=5.0U W=10.0U
M22 1 7 16 1 PMOS L=5.0U W=10.0U
M23 2 20 13 1 PMOS L=5.0U W=10.0U
M24 0 6 5 0 NMOS L=5.0U W=15.0U
M25 21 5 0 0 NMOS L=5.0U W=15.0U
M26 21 7 15 0 NMOS L=5.0U W=15.0U
M27 1 6 5 1 PMOS L=5.0U W=30.0U
M28 1 6 16 1 PMOS L=5.0U W=10.0U
M29 0 11 7 0 NMOS L=5.0U W=15.0U
M30 1 11 7 1 PMOS L=5.0U W=30.0U
C31 1 0 0.1416PF
C32 6 0 0.433PF
C33 7 0 0.359PF
C34 11 0 0.232PF
C35 0 0 0.040PF
C36 16 0 0.129PF
C37 5 0 0.266PF
C38 2 0 0.234PF
C39 18 0 0.1PF
C40 10 0 0.110PF
C41 3 0 0.50PF
VIN1 11 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VCAP 9 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VSEL 13 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VPIDAR 3 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
VPH12 19 0 PULSE (0V 5V 5NS 0NS 0NS 20NS)
VPH12BAR 20 0 PULSE (5V 0V 5NS 0NS 0NS 20NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END
```

[illegible]

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****19:44:18*****
0      CMOS/SOS PRECHARGED BITSlice SECTION 3 TRANSIENT ANALYSIS
0****  INPUT LISTING                      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=10.0U
M2 1 3 5 0 NMOS L=5.0U W=10.0U
M3 1 3 6 0 NMOS L=5.0U W=10.0U
M4 1 3 7 0 NMOS L=5.0U W=10.0U
M5 2 8 1 1 PMOS L=5.0U W=20.0U
M6 5 8 1 1 PMOS L=5.0U W=20.0U
M7 6 8 1 1 PMOS L=5.0U W=20.0U
M8 7 8 1 1 PMOS L=5.0U W=20.0U
M9 1 9 6 1 PMOS L=5.0U W=10.0U
M10 1 11 10 1 PMOS L=5.0U W=10.0U
M11 14 13 0 0 NMOS L=5.0U W=15.0U
M12 14 9 6 0 NMOS L=5.0U W=15.0U
M13 1 13 6 1 PMOS L=5.0U W=10.0U
M14 15 5 0 0 NMOS L=5.0U W=15.0U
M15 15 11 10 0 NMOS L=5.0U W=15.0U
M16 1 5 10 1 PMOS L=5.0U W=10.0U
M17 1 10 2 1 PMOS L=5.0U W=10.0U
M18 17 16 0 0 NMOS L=5.0U W=15.0U
M19 17 10 2 0 NMOS L=5.0U W=15.0U
M20 2 19 18 0 NMOS L=5.0U W=5.0U
M21 1 16 2 1 PMOS L=5.0U W=10.0U
M22 1 7 16 1 PMOS L=5.0U W=10.0U
M23 2 20 18 1 PMOS L=5.0U W=10.0U
M24 0 6 5 0 NMOS L=5.0U W=15.0U
M25 21 6 0 0 NMOS L=5.0U W=15.0U
M26 21 7 16 0 NMOS L=5.0U W=15.0U
M27 1 6 5 1 PMOS L=5.0U W=30.0U
M28 1 0 16 1 PMOS L=5.0U W=10.0U
M29 0 11 7 0 NMOS L=5.0U W=15.0U
M30 1 11 7 1 PMOS L=5.0U W=30.0U
C31 1 0 0.1416PF
C32 6 0 0.433PF
C33 7 0 0.359PF
C34 11 0 0.232PF
C35 0 0 0.940PF
C36 16 0 0.120PF
C37 5 0 0.266PF
C38 2 0 0.234PF
C39 18 0 0.1PF
C40 10 0 0.119PF
C41 3 0 0.50PF
VIN1 11 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VCAR 9 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VSEL 13 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VPI 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 3 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
VPHI2 19 0 PULSE (0V 5V 5NS 0NS 0NS 20NS)
VPHI2BAR 20 0 PULSE (5V 0V 5NS 0NS 0NS 20NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END

```

[illegible]

```

1*****12/01/84 ***** SPICE 2G.1 (15OCT80) *****19:44:55*****
0      CMOS/SOS PRECHARGED BITSlice SECTION 3 TRANSIENT ANALYSIS
0****      INPUT LISTING      TEMPERATURE = 27.000 DEG C
0*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=15.0U
M2 1 3 5 0 NMOS L=5.0U W=15.0U
M3 1 3 6 0 NMOS L=5.0U W=15.0U
M4 1 3 7 0 NMOS L=5.0U W=15.0U
M5 2 8 1 1 PMOS L=5.0U W=30.0U
M6 5 8 1 1 PMOS L=5.0U W=30.0U
M7 6 8 1 1 PMOS L=5.0U W=30.0U
M8 7 8 1 1 PMOS L=5.0U W=30.0U
M9 1 9 6 1 PMOS L=5.0U W=10.0U
M10 1 11 10 1 PMOS L=5.0U W=10.0U
M11 14 13 0 0 NMOS L=5.0U W=15.0U
M12 14 9 6 0 NMOS L=5.0U W=15.0U
M13 1 13 6 1 PMOS L=5.0U W=10.0U
M14 15 5 0 0 NMOS L=5.0U W=15.0U
M15 15 11 10 0 NMOS L=5.0U W=15.0U
M16 1 5 10 1 PMOS L=5.0U W=10.0U
M17 1 10 2 1 PMOS L=5.0U W=10.0U
M18 17 16 0 0 NMOS L=5.0U W=15.0U
M19 17 10 2 0 NMOS L=5.0U W=15.0U
M20 2 19 18 0 NMOS L=5.0U W=5.0U
M21 1 16 2 1 PMOS L=5.0U W=10.0U
M22 1 7 16 1 PMOS L=5.0U W=10.0U
M23 2 20 18 1 PMOS L=5.0U W=10.0U
M24 0 6 5 0 NMOS L=5.0U W=15.0U
M25 21 6 0 0 NMOS L=5.0U W=15.0U
M26 21 7 16 0 NMOS L=5.0U W=15.0U
M27 1 6 5 1 PMOS L=5.0U W=30.0U
M28 1 6 16 1 PMOS L=5.0U W=10.0U
M29 0 11 7 0 NMOS L=5.0U W=15.0U
M30 1 11 7 1 PMOS L=5.0U W=30.0U
C31 1 0 0.1416PF
C32 6 0 0.433PF
C33 7 0 0.359PF
C34 11 0 0.232PF
C35 0 0 0.940PF
C36 16 0 0.120PF
C37 5 0 0.266PF
C38 2 0 0.234PF
C39 18 0 0.1PF
C40 10 0 0.119PF
C41 3 0 0.50PF
VIN1 11 0 PULSE (0V 5V 5NS 0NS 0NS 10NS)
VCAR 9 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VSEL 13 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 8 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
VPHI2 19 0 PULSE (0V 5V 5NS 0NS 0NS 20NS)
VPHI2BAR 20 0 PULSE (5V 0V 5NS 0NS 0NS 20NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END

```





Figure C-59. SPICE Plot Section 3 Input 010 Four Node Precharge with Widths x3.

```

CMOS/SOS PRECHARGED BITSlice SECTION 3 TRANSIENT ANALYSIS
***** INPUT LISTING TEMPERATURE = 27.000 DEG C
*****

```

```

.WIDTH OUT=80
.OPTIONS ITL1=500 ITL5=0
.MODEL NMOS NMOS (VTO=1V TOX=75NM UO=400 NSUB=2.5E16 LD=0.7UM)
+LEVEL=1
.MODEL PMOS PMOS (VTO=-1V TOX=75NM UO=200 NSUB=3E15 LD=0.7UM)
+LEVEL=1
VDD 1 0 DC 5V
M1 1 3 2 0 NMOS L=5.0U W=15.0U
M2 1 3 5 0 NMOS L=5.0U W=15.0U
M3 1 3 6 0 NMOS L=5.0U W=15.0U
M4 1 3 7 0 NMOS L=5.0U W=15.0U
M5 2 8 1 1 PMOS L=5.0U W=30.0U
M6 5 8 1 1 PMOS L=5.0U W=30.0U
M7 6 8 1 1 PMOS L=5.0U W=30.0U
M8 7 8 1 1 PMOS L=5.0U W=30.0U
M9 1 9 6 1 PMOS L=5.0U W=10.0U
M10 1 11 10 1 PMOS L=5.0U W=10.0U
M11 14 13 0 0 NMOS L=5.0U W=15.0U
M12 14 9 6 0 NMOS L=5.0U W=15.0U
M13 1 13 6 1 PMOS L=5.0U W=10.0U
M14 15 5 0 0 NMOS L=5.0U W=15.0U
M15 15 11 10 0 NMOS L=5.0U W=15.0U
M16 1 5 10 1 PMOS L=5.0U W=10.0U
M17 1 10 2 1 PMOS L=5.0U W=10.0U
M18 17 16 0 0 NMOS L=5.0U W=15.0U
M19 17 10 2 0 NMOS L=5.0U W=15.0U
M20 2 19 18 0 NMOS L=5.0U W=5.0U
M21 1 16 2 1 PMOS L=5.0U W=10.0U
M22 1 7 16 1 PMOS L=5.0U W=10.0U
M23 2 20 18 1 PMOS L=5.0U W=10.0U
M24 0 6 5 0 NMOS L=5.0U W=15.0U
M25 21 6 0 0 NMOS L=5.0U W=15.0U
M26 21 7 16 0 NMOS L=5.0U W=15.0U
M27 1 6 5 1 PMOS L=5.0U W=30.0U
M28 1 6 16 1 PMOS L=5.0U W=10.0U
M29 0 11 7 0 NMOS L=5.0U W=15.0U
M30 1 11 7 1 PMOS L=5.0U W=30.0U
C31 1 0 0.1416PF
C32 6 0 0.433PF
C33 7 0 0.359PF
C34 11 0 0.232PF
C35 0 0 0.940PF
C36 16 0 0.120PF
C37 5 0 0.266PF
C38 2 0 0.234PF
C39 18 0 0.1PF
C40 10 0 0.119PF
C41 3 0 0.50PF
VIN1 11 0 PULSE (5V 0V 5NS 0NS 0NS 10NS)
VCAR 9 0 PULSE (0V 0V 0NS 0NS 0NS 10NS)
VSEL 13 0 PULSE (5V 5V 0NS 0NS 0NS 10NS)
VP1 3 0 PULSE (0V 5V 4NS 0NS 0NS 2NS)
VP1BAR 8 0 PULSE (5V 0V 4NS 0NS 0NS 2NS)
VPH12 19 0 PULSE (0V 5V 5NS 0NS 0NS 20NS)
VPH12BAR 20 0 PULSE (5V 0V 5NS 0NS 0NS 20NS)
.TRAN 0.5NS 40NS
.PLOT TRAN V(2) (0V,5V)
.END

```

X	TIME	V(2)	0.	1.25d+00	2.50d+00	3.75d+00	5.00d+00
0.	0.00d+00	1.007d-07	.	.	.	.	.
5.	0.00d+00	1.007d-07	.	.	.	.	.
10.	0.00d+00	1.007d-07	.	.	.	.	.
15.	0.00d+00	1.007d-07	.	.	.	.	.
20.	0.00d+00	1.007d-07	.	.	.	.	.
25.	0.00d+00	1.007d-07	.	.	.	.	.
30.	0.00d+00	1.007d-07	.	.	.	.	.
35.	0.00d+00	1.007d-07	.	.	.	.	.
40.	0.00d+00	1.007d-07	.	.	.	.	.
45.	0.00d+00	1.007d-07	.	.	.	.	.
50.	0.00d+00	1.007d-07	.	.	.	.	.
55.	0.00d+00	1.007d-07	.	.	.	.	.
60.	0.00d+00	1.007d-07	.	.	.	.	.
65.	0.00d+00	1.007d-07	.	.	.	.	.
70.	0.00d+00	1.007d-07	.	.	.	.	.
75.	0.00d+00	1.007d-07	.	.	.	.	.
80.	0.00d+00	1.007d-07	.	.	.	.	.
85.	0.00d+00	1.007d-07	.	.	.	.	.
90.	0.00d+00	1.007d-07	.	.	.	.	.
95.	0.00d+00	1.007d-07	.	.	.	.	.
100.	0.00d+00	1.007d-07	.	.	.	.	.
105.	0.00d+00	1.007d-07	.	.	.	.	.
110.	0.00d+00	1.007d-07	.	.	.	.	.
115.	0.00d+00	1.007d-07	.	.	.	.	.
120.	0.00d+00	1.007d-07	.	.	.	.	.
125.	0.00d+00	1.007d-07	.	.	.	.	.
130.	0.00d+00	1.007d-07	.	.	.	.	.
135.	0.00d+00	1.007d-07	.	.	.	.	.
140.	0.00d+00	1.007d-07	.	.	.	.	.
145.	0.00d+00	1.007d-07	.	.	.	.	.
150.	0.00d+00	1.007d-07	.	.	.	.	.
155.	0.00d+00	1.007d-07	.	.	.	.	.
160.	0.00d+00	1.007d-07	.	.	.	.	.
165.	0.00d+00	1.007d-07	.	.	.	.	.
170.	0.00d+00	1.007d-07	.	.	.	.	.
175.	0.00d+00	1.007d-07	.	.	.	.	.
180.	0.00d+00	1.007d-07	.	.	.	.	.
185.	0.00d+00	1.007d-07	.	.	.	.	.
190.	0.00d+00	1.007d-07	.	.	.	.	.
195.	0.00d+00	1.007d-07	.	.	.	.	.
200.	0.00d+00	1.007d-07	.	.	.	.	.
205.	0.00d+00	1.007d-07	.	.	.	.	.
210.	0.00d+00	1.007d-07	.	.	.	.	.
215.	0.00d+00	1.007d-07	.	.	.	.	.
220.	0.00d+00	1.007d-07	.	.	.	.	.
225.	0.00d+00	1.007d-07	.	.	.	.	.
230.	0.00d+00	1.007d-07	.	.	.	.	.
235.	0.00d+00	1.007d-07	.	.	.	.	.
240.	0.00d+00	1.007d-07	.	.	.	.	.
245.	0.00d+00	1.007d-07	.	.	.	.	.
250.	0.00d+00	1.007d-07	.	.	.	.	.
255.	0.00d+00	1.007d-07	.	.	.	.	.
260.	0.00d+00	1.007d-07	.	.	.	.	.
265.	0.00d+00	1.007d-07	.	.	.	.	.
270.	0.00d+00	1.007d-07	.	.	.	.	.
275.	0.00d+00	1.007d-07	.	.	.	.	.
280.	0.00d+00	1.007d-07	.	.	.	.	.
285.	0.00d+00	1.007d-07	.	.	.	.	.
290.	0.00d+00	1.007d-07	.	.	.	.	.
295.	0.00d+00	1.007d-07	.	.	.	.	.
300.	0.00d+00	1.007d-07	.	.	.	.	.
305.	0.00d+00	1.007d-07	.	.	.	.	.
310.	0.00d+00	1.007d-07	.	.	.	.	.
315.	0.00d+00	1.007d-07	.	.	.	.	.
320.	0.00d+00	1.007d-07	.	.	.	.	.
325.	0.00d+00	1.007d-07	.	.	.	.	.
330.	0.00d+00	1.007d-07	.	.	.	.</	

C-117

Appendix D

This appendix is intended to serve as a practical guide for the individual who wishes to use the SPICE2 simulators available at AFIT. Much time was wasted in trying to determine how to correctly use the simulator due to lack of documentation and knowledgeable people. Much of the data was so spread throughout the users guide that it took a great amount of time to get comfortable with what it all meant. A procedure for establishing input files is presented in this appendix to reduce the confusion.

This appendix refers only to transient analysis use of the SPICE simulator.

The following information outlines the barriers encountered and overcome by this author to perform the simulations required for this thesis project. Hopefully this will benefit future users of SPICE.

The reader is expected to be familiar with the switch level simulator ESIM, since some similiar procedures are followed and the reader should refer to the SPICE users guide by Vladimirescu et al provided as reference material in the EE695 VLSI Notebook provided as a class text.

SPICE was originally intended for use with batch processing, so all the documentation makes "card" references. This is easily translated to lines of instructions in input files for an interactive system such as the VAX 11/780.

To run a SPICE simulation on a circuit, the following must be done:

1. Design a circuit using CLL or some other layout language.
2. Run `cll -C filename.cll` to obtain the `.cif` file.
3. Change all `125/1` to `125 1` in the `.cif` file.
(this allows you to run mextra)
4. Run mextra on the `.cif` file.
(This results in a `.nodes` and a `.sim` file)
5. Change the first line of the `.sim` file from `tech=nmos` to `tech=cmos`.
6. Generate a definitions file for NMOS and PMOS substrate connection nodes. This is required for `sim2spice`, the SPICE preprocessor which converts `.sim` format to `.spice` format. In CMOS, the depletion mode device is the PMOS device and the pull-down device is the NMOS device. `Sim2spice` defaults to plain NMOS technology with ENMOS and DN MOS descriptions. These must be changed in the definitions file. This file can also establish the ground and V_{dd} nodes for substrate connections. The PMOS substrate is connected to V_{dd} and the NMOS substrate is connected to ground. The file would look like this:

```

set GND 0 cmos
set Vdd 1 cmos
set PMOS 1 cmos
set NMOS 0 cmos
def PMOS DN MOS cmos
def NMOS EN MOS cmos

```

I tried changing the .cadrc file, as indicated in the sim2spice literature, but it didn't work.

7. Run `sim2spice -d defintions filename filename.sim`
 This results in a `filename.spice` file and a `filename.names` file. The `.names` file is a cross reference list between mextra and SPICE node names. The SPICE nodes are sequentially numbered and the mextra nodes appear at random. The SPICE `filename.spice` input file must refer to only SPICE nodes, not mextra nodes since the SPICE simulator will only recognize its sequential numbering of the respective nodes prepared by sim2spice.

8. The `filename.spice` is the input file required to run the simulation, but it does not include the command "cards" required for program control. It just contains the MOS, four node descriptions of each device in the circuit to be simulated. There should be an NMOS and PMOS device for each CMOS device. For small circuits these can be counted to verify that sim2spice has run correctly. Larger circuits are hard to verify since they contain so many devices.

This file includes all (four) the node connections for an individual NMOS or PMOS device.

However, all the nodes are SPICE nodes not mextra

nodes.

9. The next step is to modify the filename.spice file to account for the differences in the assignment of nodes between mextra and SPICE. A numbered node cifplot of the filename.cif and the filename.nodes files is required, and a copy of the filename.names file that was generated by sim2spice.

The ground node must be determined from the mextra based node plot. SPICE requires that the ground node be 0. Mextra does not use 0 as a node number. Therefore the mextra node for ground will be a number other than 0 and in the mextra/SPICE node reference list a number other than 0 will have been assigned to the ground node by SPICE. This node must be determined and changed to 0 everywhere it occurs in the filename.spice file. For V_{dd} , the same procedure must be followed, but the node number is optional. However, it must be consistent with the node number assigned to the V_{dd} node when the independent DC supply voltage source is entered as a command line (card).

For all other inputs to the circuits, the input node must be selected on the mextra node cifplot, cross referenced to its respective SPICE node number and that SPICE number used in the filename.spice file when a model input voltage is applied to it for simulation.

10. The next step is to input all the required/desired command (cards) lines to run the

simulation using the node numbers from SPICE node reference list but based on the nodes assigned by mextra on the node cifplot. The required command line (card) inputs and the format rules required by SPICE are presented below.

The following command line (card) inputs must be included in the filename.spice file and the associated rules presented must be adhered to:

a. All command lines (cards) must begin with a period.

b. The first line of the input file must be a title:

i.e. CMOS/SOS TRANSIENT ANALYSIS

This will be printed on each page of the results output. A "dot" command on the first line will cause the run to abort, since the simulator will think it is the title and skip it as a desired command.

c. The .WIDTH command line is used next to establish the last column read on each line. It is normally established at 80.

d. The .OPTIONS command line is then used to establish program control as desired. The documentation on pages 20-21 of the original users guide is adequate for explaining the options available.

e. The user is allowed to select models of the devices that are to be simulated using the .MODEL command line. Since MOS models were used for this thesis, three possible level models were available, (see page 16 in users guide). The level 1 model was selected.

A diode, two bipolar and MOSFET and JFET models are available (see pages 13-18 in the users guide). The user can select specific parameters per device model. Since CMOS/SOS was used for this thesis, two MOSFET models were used, PMOS and NMOS.

f. After selecting models, the V_{dd} supply voltage must be established. Voltage sources are established by using ELEMENT command lines (cards). Resistors, capacitors, inductors, transmission lines can also be set-up using this ELEMENT command line model. An independent 5 volt DC voltage source was established (see pages 8-9 in users guide) as the supply voltage. The node to which the voltage is applied is left up to the users discretion.

g. The sim2spice file data is input after the supply voltage command line is established.

h. Input voltages to the circuit are modeled the same way. However, the PULSE option was used in this thesis to provide a varying pulsed input for transient delay analysis. This is described on page 9 of the users guide.

i. The .TRAN command line is used to establish the

time interval of the simulation, (40 nsec was used for all simulations in this thesis) and the points at which the transient waveform is traced on the output plot (0.5 nsec intervals were used for all simulations in this thesis. See page 25 of the users gyuide for further details.

j. The .PLOT comand line estbalishes that a waveform output plot is desired. The TRAN option of this command indicates that a transient plot is desired. The nodes to be monitored and their respective values plotted over the selected simulation time interval are selectable by the user.

k. The input file must be concluded with a .END command line.

11. The only other modification that may be required is a modification of the capacitance values generated by sim2spice when the filename.spice file is generated form the filename.sim file. The values are given in femtofarads and these sometimes are so small that plotted results are worhtless. Some factor of ten may be required to achieve good output results.

Some of these procedures are tedious, however no shorter, more convenient way could be determined to prepare for and perfrom the simulations using the tools that were

available at AFIT.

Example input files and simulation data are provided in previous appendices for reference.

Hopefully this user guide addendum will aid future users of SPICE2.

Appendix E

This appendix is intended to provide information on the Memory/ALU Bitslice circuit chip that was designed as part of this thesis.

The chip contains the 2x4 precharged decoder, the precharged A and B registers, the ALU input controller, the read/write controller, the 4x4 static RAM and the ALU first bitslice along with input, output, ground and V_{dd} pads.

The chip files are included under bkelley/thesis in this authors directory. The directory listing is presented below:

```
README
chip.cll
ramcell.cll
4bitword.cll
4wordmem.cll
Aregpre.cll
Bregpre.cll
alucntrl.cll
RWcontrol.cll
bslast.cll - bitslice precharged at 4 nodes
decpre4a.cll
padamp.cif
padVdd.cif
padblank.cif
padgrnd.cif
padout.cif
padin.cif
paddrve.cif
```

AD-A152 466

SPEED-UP TECHNIQUES FOR COMPLEMENTARY METAL OXIDE
SEMICONDUCTOR VERY LARG. (U) AIR FORCE INST OF TECH
WRIGHT-PATTERSON AFB OH SCHOOL OF ENGI.. B T KELLEY
14 DEC 84 AFIT/GE/ENG/84D-41 F/G 20/12

5/5


UNCLASSIFIED

NL

END

FILED

DTN



MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A

VITA

Brian T. Kelley was born on 6 June 1957 in Framingham, Massachusetts. He graduated from Medway Junior-Senior High School in 1975 and attended Worcestor Polytechnic Institute in Worcestor, Massachusetts, where he received the degree of Bachelor of Science in Electrical Engineering in October 1979. Upon graduation, he was commissioned a second lieutenant in the USAF through the ROTC program. From June 1979 through May 1983 he was stationed at McClellan AFB, California where he served as a Communications Systems Engineer for the Satellite, Surveillance and Electronic Warfare Reliability Engineering branch of the Material Management Acquisition Division of Sacramento Air Logistics Center. In May 1983, he entered the School of Engineering, Air Force Institute of Technology to pursue a graduate degree in digital engineering and Very Large Scale Integration (VLSI) electronics design.

Permanent Address: 240 Main Street

Medway, Massachusetts 02053

Unclassified

SECURITY CLASSIFICATION OF THIS PAGE

REPORT DOCUMENTATION PAGE

1a. REPORT SECURITY CLASSIFICATION Unclassified			1b. RESTRICTIVE MARKINGS		
2a. SECURITY CLASSIFICATION AUTHORITY			3. DISTRIBUTION/AVAILABILITY OF REPORT Approved for public release; distribution unlimited.		
2b. DECLASSIFICATION/DOWNGRADING SCHEDULE					
4. PERFORMING ORGANIZATION REPORT NUMBER(S) AFIT/GE/ENG/84D-41			5. MONITORING ORGANIZATION REPORT NUMBER(S)		
6a. NAME OF PERFORMING ORGANIZATION School of Engineering		6b. OFFICE SYMBOL (If applicable) AFIT/ENG	7a. NAME OF MONITORING ORGANIZATION		
6c. ADDRESS (City, State and ZIP Code) Air Force Institute of Technology Wright-Patterson Air Force Base, OH 45433			7b. ADDRESS (City, State and ZIP Code)		
8a. NAME OF FUNDING/SPONSORING ORGANIZATION		8b. OFFICE SYMBOL (If applicable)	9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER		
8c. ADDRESS (City, State and ZIP Code)			10. SOURCE OF FUNDING NOS.		
			PROGRAM ELEMENT NO.	PROJECT NO.	TASK NO.
11. TITLE (Include Security Classification) see Block 19			WORK UNIT NO.		
PERSONAL AUTHOR(S) Brian T. Kelley, Capt, USAF					
13a. TYPE OF REPORT MS Thesis		13b. TIME COVERED FROM _____ TO _____	14. DATE OF REPORT (Yr. Mo., Day) 14 Dec 1984		15. PAGE COUNT 386
16. SUPPLEMENTARY NOTATION Prepared in Partial Fulfillment of the Requirements for the Degree of Master of Science					
17. COSATI CODES			18. SUBJECT TERMS (Continue on reverse if necessary or: identify by block number)		
FIELD	GROUP	SUB. GR.			
09	01		Semiconductor Devices, Switching Logic, Speed-Up Techniques, Precharging		
19. ABSTRACT (Continue on reverse if necessary and identify by block number)					
Title: Speed-Up Techniques for Complementary Metal Oxide Semiconductor Very Large Scale Integration					
Thesis Advisor: Major W. Sutton, USAF					
Approved for public release 1AW AFR 190-17. LYNN E. WOLAVER Dean for Research and Professional Development Air Force Institute of Technology (AFIT) Wright-Patterson AFB OH 45433 Approved for public release 1AW AFR 190-17. LYNN E. WOLAVER Dean for Research and Professional Development Air Force Institute of Technology (AFIT) Wright-Patterson AFB OH 45433					
20. DISTRIBUTION/AVAILABILITY OF ABSTRACT UNCLASSIFIED/UNLIMITED ☒ SAME AS RPT. ☐ DTIC USERS ☐			21. ABSTRACT SECURITY CLASSIFICATION Unclassified		
22a. NAME OF RESPONSIBLE INDIVIDUAL Major W. Sutton, USAF			22b. TELEPHONE NUMBER (Include Area Code) 513-255-6913		22c. OFFICE SYMBOL AFIT/ENG

Methods of increasing the operating speed of integrated circuits were investigated and a reference to speed-up techniques was generated. Precharging, a specific technique, was applied to existing and newly designed CMOS/SOS circuit elements and evaluated. SPICE was used for transient signal analysis.

Precharging was applied to a test circuit, the first bitslice of a previously designed ALU circuit and three newly designed chip circuit elements, to determine its effect on the operating speed of each circuit. Precharge configurations of each circuit were then simulated with SPICE.

The results of this thesis research indicate that precharging can be applied to both existing and newly designed circuits, that it significantly reduces low-to-high signal transition delays, if applied correctly, and in general, it has a detrimental effect on high-to-low signal transitions, and increases the associated delays. In addition, the effectiveness of precharging is dependent on the amount of current applied to the precharged nodes.

END

FILMED

5-85

DTIC