

AD-A163 152 EXAMINATION OF MILLIMETER-WAVE PERFORMANCE POTENTIAL OF 1/1
MODULATION DOPED (U) AIR FORCE WRIGHT AERONAUTICAL
LABS WRIGHT-PATTERSON AFB OH M B DAS SEP 85

AD-A163 152 EXAMINATION OF MILLIMETER-WAVE PERFORMANCE POTENTIAL OF 1/1
MODULATION DOPED (U) AIR FORCE WRIGHT AERONAUTICAL
LABS WRIGHT-PATTERSON AFB OH M B DAS SEP 85


AD-A163 152 EXAMINATION OF MILLIMETER-WAVE PERFORMANCE POTENTIAL OF 1/1
MODULATION DOPED (U) AIR FORCE WRIGHT AERONAUTICAL
LABS WRIGHT-PATTERSON AFB OH M B DAS SEP 85

UNCLASSIFIED AFWAL-TR-85-1082 F/G 20/12 NL

UNCLASSIFIED AFWAL-TR-85-1082 F/G 20/12 NL

UNCLASSIFIED AFWAL-TR-85-1082 F/G 20/12 NL

UNCLASSIFIED AFWAL-TR-85-1082 F/G 20/12 NL



MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS 1963-A

AD-A163 152

AFWAL-TR-85-1082



EXAMINATION OF MILLIMETER-WAVE PERFORMANCE POTENTIAL OF
MODULATION DOPED AlGaAs/GaAs FET STRUCTURES

Mukunda B. Das
Electronic Research Branch
Electronic Technology Division

September 1985

Final Report for Period 1 July 1983 - 30 June 1984

Approved for public release; distribution unlimited.

AVIONICS LABORATORY
AIR FORCE WRIGHT AERONAUTICAL LABORATORIES
AIR FORCE SYSTEMS COMMAND
WRIGHT-PATTERSON AIR FORCE BASE, OHIO 45433

DTIC
ELECTE
JAN 13 1986
S B D

86 1-13 009

NOTICE


When Government drawings, specifications, or other data are used for any purpose other than in connection with a definitely related Government procurement operation, the United States Government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data, is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture use, or sell any patented invention that may in any way be related thereto.

This report has been reviewed by the Office of Public Affairs (ASD/PA) and is releasable to the National Technical Information Service (NTIS). At NTIS, it will be available to the general public, including foreign nations.

This technical report has been reviewed and is approved for publication.



MICHEAL L. ROSZAK, 1Lt, USAF
Project Engineer
Characterization & Analysis Group
Avionics Laboratory



PHILIP E. STOVER, CHIEF
Electronic Research Branch
Avionics Laboratory

FOR THE COMMANDER



WILLIAM J. EDWARDS, Director
Electronic Technology Division
Avionics Laboratory

"If your address has changed, if you wish to be removed from our mailing list, or if the addressee is no longer employed by your organization please notify AFWAL/AADR, W-PAFB, OH 45433 to help us maintain a current mailing list".

Copies of this report should not be returned unless return is required by security considerations, contractual obligations, or notice on a specific document.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER AFWAL-TR-85-1082	2. GOVT ACCESSION NO. AD A16 3 152	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) EXAMINATION OF MILLIMETER-WAVE PERFORMANCE POTENTIAL OF MODULATION DOPED AlGaAs/GaAs FET STRUCTURES		5. TYPE OF REPORT & PERIOD COVERED Final Report
		6. PERFORMING ORG. REPORT NUMBER
7. AUTHOR(s) Mukunda B. Das*		8. CONTRACT OR GRANT NUMBER(s) In part under F33615-84-C-1423
9. PERFORMING ORGANIZATION NAME AND ADDRESS Avionics Laboratory (AFWAL/AADR) Air Force Wright Aeronautical Laboratories Aeronautical Systems Division, WPAFB, OH 45433-6543		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 61102F 2304/D4
11. CONTROLLING OFFICE NAME AND ADDRESS Avionics Laboratory (AFWAL/AADR) Air Force Wright Aeronautical Laboratories Aeronautical Systems Division, WPAFB, OH		12. REPORT DATE September 1985
		13. NUMBER OF PAGES 42
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)		15. SECURITY CLASS. (of this report) Unclassified
		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited.		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES *Visiting Scientist for Air Force Office of Scientific Research from Pennsylvania State University, University Park, PA 16802		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Field Effect Transistors, FETS, Modulation Doped FETS, MODFETS, Metal Semiconductor FETS, MESFETS		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) This investigation involved a critical examination of the millimeter-wave perfor- mance requirements of the modulation-doped n-AlGaAs/GaAs FET structures. The results of this study revealed the need for a high aspect ratio design for the gate structure of MODFET's for millimeter-wave performance. A detailed design procedure has also been developed for submicron gate-length MODFET's, determi- nation of carrier saturation velocity, and power gain and noise figure performance of MODFET's.		

ACKNOWLEDGMENTS

The author of this report expresses his sincere gratitude to Dr. Philip Stover for his support and encouragement throughout this IPA assignment. He is also thankful to Mr. D. Rees (microwave group) and Mr. G. Rabanus (microelectronics fabrication group) for their support. He is particularly grateful to Mr. C. Litton, Drs. D. Langer, K. Bajaj, J. Singh, and F. Schuermeyer for many scientific discussions and exchange of views on basic concepts. He also appreciates the cooperation of Ms. Donna Oblinger who prepared his technical manuscripts, and the circuit assembly work done by P. Patton.

LIST OF SCIENTIFIC COLLABORATORS

AFWAL, Wright Patterson Air Force Base

Dr. M. B. Das, Visiting Professor, Principal Investigator

Electronic Research Branch

Dr. G. Norris (Transport theory of hetero-structures)
Lt. M. Roszak (MODFET design calculations)

Microwave Device Group

Mr. T. Kemerley (microwave measurements)
Lt. K. Carter (scattering parameters)

Microelectronics Fabrication Group

Mr. R. Scherer (MESFET fabrication)
Lt. J. Grzyb (MODFET fabrication)

Air Force Contractors:

(Wright State University)

Dr. D. Look (transport properties and measurements)
Mr. T. Cooper (data procurement)
Dr. S. Chaudhury (modeling and measurements)

(Universal Energy Systems)

Dr. A. Ezis (design layout and fabrication)

(University of Illinois, Urbana, IL)

Dr. H. Morkoc, (MBE Layers and MODFET's)

TABLE OF CONTENTS

SECTION	PAGE
INTRODUCTION	1
Program Objective	1
Selection of Research Elements	1
DESCRIPTION OF RESEARCH ACTIVITIES	3
Theoretical Investigation	3
Experimental Investigation	4
ACHIEVEMENTS	6
REFERENCES	7
BIBLIOGRAPHY	8
(a) Publications in Referenced Journals	8
(b) Internal Research Reports	8
(c) Patents	8
APPENDIXES	
I A HIGH ASPECT DESIGN	I-1
II ON THE DETERMINATION	II-1

DTIC
ELECTE
S **D**
JAN 13 1986
B



Accession For	
NTIS GRA&I	☒
DTIC TAB	☐
Unannounced	☐
Justification	
By _____	
Distribution/	
Availability Codes	
Dist	Avail and/or Special
A-1	

INTRODUCTION

Program Objective

As a Visiting Professor under the Air Force University Resident Research Program, the author was assigned to the ongoing efforts of the Air Force Wright Aeronautical Laboratories (AFWAL) efforts to bridge the gap between materials research and device development activities at AFWAL. Initial areas designated for the author's participation were (1) research in deep level and carrier transport measurements involving DLTS, PITS, gated Hall and magnetoresistance measurements, and (2) research on device measurements that show relationships between the materials parameters and device performance parameters.

When this assignment began the III-V compound research program at the AFWAL was being reoriented to investigate layered semiconductor structures initially with GaAs/AlGaAs hetero-structures. This area was considered having the potential of significant improvement in the device performance, as in the modulation-doped FET's, and the introduction of new physical concepts. The author's primary responsibilities under this new program included actual device characterization and performance evaluation and comparison with theoretical results and reported performances.

Selection of Research Elements

Preliminary organization revealed to the author a significant need to determine the high frequency potential of the emerging MODFET's (modulation-doped FET's). Thus, it was considered unwise to dilute this effort by pursuing research on deep levels in the AlGaAs/GaAs materials, as planned originally. The research elements selected for investigations are as follows:

- (a) Understanding of the high-frequency potential of the emerging n-AlGaAs/GaAs MODFET's with submicron gate-lengths. This would include primarily the power gain limitations and gain/stability margin as they depend on structural and material details of the device.

- (b) Characterize the carrier concentration and mobility as functions of gate applied voltage in the n-AlGaAs/GaAs MODFET structures and relate them with the carrier velocity saturation behavior in micron and submicron devices.
- (c) Develop network models for the active and passive components in MODFET's and characterize practical devices based on these models.
- (d) Carry out power gain and noise measurements on available short gate-length MODFET's and interpret the data in light of device models.

DESCRIPTION OF RESEARCH ACTIVITIES

Theoretical Investigation

A review of existing published literature (references 1-5) on high electron mobility transistors (HEMT's) -- which are also known as the modulation-doped FET's (MODFET's) or the two-dimensional electron gas FET's (TEGFET's) -- revealed the need to develop a useful MODFET d.c. model and a small-signal a.c. model. Starting with the charge-control concept, in line with that already in use for the conventional silicon MOSFET's, as introduced by Delagebeaudeuf and Linh (Reference 4), an attempt was made to combine the concept of current saturation due to carrier velocity saturation (Reference 6) in submicron gate-length MODFET's. This approach yielded a first order closed form D.C. and small-signal basic intrinsic device a.c. model for the MODFET based on the simplifying assumption that its gate capacitance is independent of the gate bias voltage. The extrinsic series resistance and parasitic capacitance effects and the output a.c. conductance, as present in practical devices, were also carefully incorporated in the overall a.c. network model that was developed for the MODFET structure.

The small-signal a.c. network model was used for the calculations of the power gain versus frequency beyond the unity current gain frequency and the stability gain margin for the same frequency range for submicron gate-length MODFET's. Results of this theoretical investigation evolved into the concept of the high aspect ratio gate electrode design approach to the MODFET structure for millimeter-wave device application, as presented in a paper published in the January 1985 issue of the IEEE Transactions on Electron Devices. (See Appendix I.) A second paper that provides the details of submicron gate-length device design calculations and graphical presentations of the d.c. and a.c. characteristics of MODFET's has also been submitted for publication. (See Reference (a) 4 under Bibliography.) A third paper concerning the scattering parameters of submicron devices based on the overall physical network model is currently under preparation.

The high aspect ratio MODFET's are naturally enhancement mode devices and their limitations as switching devices are of considerable interests. For this reason calculations of power dissipation and propagation delay were carried out for devices

of different sizes, and minimum propagation delay of 10 pSec was predicted for power dissipation of 150 mW for 0.25- μ m gate-length devices. (See Reference (b) under Bibliography.)

Experimental Investigation

At the earlier stage of this program the MODFET test devices were not available, and practical investigations could only be pursued involving conventional GaAs MESFET's. The modeling and characterization of the series source and drain resistances was considered to be worthwhile, as the MODFET is known to have similar series resistance limitations. Several short gate-length and long gate-length MESFET's were experimentally investigated for this purpose, and subsequently an analytical model was developed to explain the experimental data. A short communication on our findings was published in the July 1984 issue of IEEE Electron Device Letters. (See Appendix II.) A full paper based on details of our experimental and theoretical results has been submitted to the IEEE Trans. on Electron Devices for publication. (See Reference (a) 2 under Bibliography.)

In early April of 1984, MODFET test samples for mobility and carrier concentration evaluation were supplied by Dr. H. Morkoc. He also provided 1- μ m gate-length MODFET test samples for the evaluation of carrier velocity saturation and power gain and noise performance comparison with theoretically predicted performance based on the models developed under this program. The carrier mobility and concentration profile data on the two-dimensional electron gas were obtained experimentally by Dr. D. Look and his associates at 300K and 77K. These data were used in the interpretation of the characteristics of 1- μ m gate-length devices, based on the combined charge-control/carrier saturation velocity model, and determination of the carrier saturation velocity parameter as presented in a short paper published in the IEEE Electron Device Letters, November 1984. (See Reference (a) 5 under Bibliography.)

Microwave power gain and noise figure performance were measured using several 1- μ m gate-length devices, and the best performances were obtained at a moderate drain current when the transconductance was somewhat below its maximum value. For example at $I_{D-sat} \approx 12$ mA and $V_{DS} = 3$ V, the noise figure measured was 3.36 dB and the associated power gain was 9.2 dB at 9.36 GHz. These results were quite in line with

the predictions based on the network model developed under the theoretical investigation and were further supported by the s-parameter data obtained from the same test sample.

ACHIEVEMENTS

Planned objectives that were accomplished are listed below:

- (a) Identification of the high aspect ratio design approach as the primary means of achieving high power gain with stability in submicron MODFET structures. This provides a solid foundation for millimeter-wave device realization.
- (b) Characterization of series resistances in MESFET's and recognition of the effects of free-surface barrier depletion in short gate-length devices.
- (c) Determination of the carrier saturation velocity from electrical measurements on 1- μ m gate-length MODFET test samples.
- (d) Calculations and graphical presentation of submicron gate-length device design parameters and the corresponding small-signal a.c. network model parameters.
- (e) Submission of a patent application with two other AFWAL associates that involves the design considerations for depletion-mode mm-wave MODFET's with ohmic and hetero-structure gate constructions. (See Reference (c) under Bibliography.)

REFERENCES

1. R. Dingle, H. L. Stormer, A. C. Gossard and W. Wiegmann, Appl. Phys. Lett., vol. 33(7), pp. 665-667, 1 Oct 1978.
2. T. Mimura, S. Hiyamizu, T. Fuji, and K. Nonbu, Japan J. Appl. Phys., vol. 19, pp. L225-227, 1980.
3. D. Delagebeaudeuf et al. Electron. Lett., vol. 16, pp. 667-668, 1980.
4. D. Delagebeaudeuf and N. T. Linh, IEEE Trans. on Electron Devices, ED-29, pp 953-960, 1982.
5. T. J. Drummond, H. Morkoc, K. Lee and M. Shur, IEEE Electron Devices Lett., EDL-3, pp 338-341, 1982.
6. K. Lehovec and R. Zuleeg, "Voltage-current characteristics of GaAs and J-FET's in hot electron range," Solid State Electronics, vol. 13, pp. 1415-1426, 1970.

BIBLIOGRAPHY

(a) Publications in Referenced Journals

1. S. Chaudhury, and M. B. Das, "On the Determination of Source and Drain Resistances of MESFET's," IEEE Electron Device Letters, EDL-5, (pp 24-46 July 1984).
2. S. Chaudhury and M. B. Das, "An Investigation of the MESFET "End" Resistance Using a Distributed Diode/Resistance Model," (submitted to IEEE Trans. on Electron Devices).
3. M. B. Das, "A High Aspect Ratio Design Approach to Millimeter-Wave HEMT Structures." In IEEE Trans. on Electron Devices, January 1985.
4. M. B. Das and M. Roszak, "Design Calculations for Submicron HEMT's Based on a Simplified Charge Control Model." (Submitted to Solid-State Electronics).
5. M. B. Das, W. Kopp and H. Morkoc, "Determination of Carrier Saturation Velocity in Short Gate-Length Modulation-Doped FET's." In IEEE Electron Device Lett., EDL5-November, 1984.
6. M. B. Das and M. L. Roszak, "Network Parameters of Submicron Gate-Length MODFET's" (prepared of IEEE MTT's).

(b) Internal Research Reports

1. M. B. Das, "Design Considerations for HEMT Structures," Research Report #1, August 1983 (7 pages), AFWAL/AADR, Wright Patterson AFB, OH 45433.
2. M. B. Das, "D. C. and Small-Signal A. C. Characteristics of n-AlGaAs/GaAs HEMT Structures," Research Report #2, August, 1983, *ibid*.
3. M. B. Das, "Network Models of Microwave HEMT Structures," Research Report #3, September 1983, *ibid*.
4. M. B. Das, "Power Gain Versus Frequency Behavior of HEMT Structures," Research Report #4, October 1983, *ibid*.
5. M. B. Das, "Switching Limitations of HEMT's Based on High-Aspect Ratio Gate Designs," Research Report #5, February, 1984, *ibid*.

(c) Patent

M. B. Das, G. Norric and J. Grzyb, "Ohmic and Hetero-junction Gate MODFET's," U.S. Patent application through WPAFB and a preliminary submission through P.S.U.; 6/15/84.

A HIGH ASPECT RATIO DESIGN APPROACH TO MILLIMETER-WAVE HEMT STRUCTURES

Mukunda B. Das⁺

Electronic Research Branch, Avionics Laboratory, AFWAL/AADR

Wright-Patterson AFB OH 45433

ABSTRACT

In MESFET and HEMT structures as the gate-length is reduced below $0.5\mu\text{m}$, in an attempt to achieve amplification at highest possible frequencies, it is essential that the depletion depth under the gate be also reduced in order to preserve a high aspect ratio that ensures a high device voltage gain factor (g_m/g_o) and a reasonable value of stable power gain at high frequencies. Results based on this design approach indicate that an (n) AlGaAs/GaAs HEMT structure with $0.25\mu\text{m}$ gate-length could provide stable power gain in excess of 6dB at the unity current gain frequency of 92.4 GHz, and for an aspect ratio of ten it is difficult to reduce the gate-length below $0.25\mu\text{m}$.

⁺ Professor of Electrical Engineering, The Pennsylvania State University, Solid State Device Laboratory and Material Research Laboratory, University Park, PA 16802. He is currently on IPA assignment under the Air Force Systems Command serving as a visiting professor.

INTRODUCTION

In recent months several research groups have reported interesting results concerning device fabrication technology and microwave performance of sub-micron gate-length MESFET⁽¹⁻³⁾ and HEMT^(4,5) structures. In general, these studies have indicated that while a shortest possible separation between the gate and the source increases the device transconductance, and shortening of the channel length below $0.5\mu\text{m}$ improves the carrier saturation velocity, they do not necessarily lead to the desired improvement of the device power gain performance. This situation requires a careful optimization approach to design device structures in order to achieve the highest possible power gain with acceptable stability margin. This investigation is an attempt to provide such an optimization approach concerning the HEMT structures.

The structural optimization begins with the recognition of the following facts.

(a) The edge region or the fringing gate-to-drain feedback capacitance (C_{DG}) cannot be reduced beyond a practical minimum that is independent of the depletion depth under the gate.

(b) A sizeable fraction of the source series resistance (r_{SS}) is due to the contact resistance and thus its reduction by lowering the source-to-gate separation is ultimately ineffective.

(c) The magnitude of the stable power gain margin (Y_{21}/Y_{12}) at f_T is ideally determined by the gate capacitance to the feedback capacitance ratio (C_G/C_{DG}) and in lateral structures this approximates to gate aspect ratio, i.e. the gate-length to the gate depletion depth ratio (L_g/d_o). A high aspect ratio is also desirable in order to obtain a high voltage gain factor (g_m/g_o).

(d) A minimum value of the depletion depth under the gate (d_o) can only be obtained by selecting the highest possible doping concentration.

THE HEMT STRUCTURE

In order to be able to reduce the total depletion depth under the gate, the behavior of the HEMT structure with varying thickness of the n-AlGaAs layer should be understood. Figure 1* depicts a composite schematic band diagram of a Schottky gate heterojunction structure with different n-AlGaAs thicknesses each under a different appropriate forward bias, between the metal gate and the two-dimensional electron gas (2-DEG), via the source ohmic contact, such that the sheet carrier concentration (n_{so}) remains at its maximum value. It is clear from this diagram that for the minimum thickness (d_m) of the high-doped n-AlGaAs layer, required for maximum n_{so} , the forward bias required is same as the magnitude of the Schottky barrier potential, ϕ_B . The value of d_m depends on the doping concentration in the n-AlGaAs layer and to a small extent on the thickness of the AlGaAs spacer layer (d_s). Utilizing the data given in Delagebeaudeuf and Linh⁽⁶⁾ it has been found that $d_m \approx 70\text{\AA}$ and $n_{so} = 1.41 \times 10^{12} \text{ cm}^{-2}$ when $d_s = 60\text{\AA}$ and $N_D = 2 \times 10^{18} \text{ cm}^{-3}$. Under this condition the potential drop across d_m and d_s are $\sim 74 \text{ mV}$ and $\sim 126 \text{ mV}$, respectively. In view of the difficulties in the calculation of these quantities when the doping in the n-AlGaAs is high and the accuracy of the various assumptions involved in the quantum well modeling is in doubt, the exact values of d_m and n_{so} may differ from those given above. Nonetheless based on these values, dimensions of an HEMT structure with $0.25\mu\text{m}$ gate-length are optimized for best possible performance according to the electrical device model calculations outlined below.

ELECTRICAL CHARACTERISTICS

An important parameter of the HEMT structure is the effective capacitance of the gate that can be related to the sheet carrier concentration in the 2-DEG in terms of the effective gate voltage above its threshold value (V_{TH}).

*Figures located on pgs. I-23 thru I-26.

This capacitance is defined by $(d_m + d_s + d_i)$, where d_m and d_s are as identified above and d_i is the effective distance of the centroid of the 2-DEG from the interface between the undoped AlGaAs and GaAs buffer layers. Approximate value of d_i could be as much⁽⁷⁾ as 80Å. Thus the value of the per unit area gate capacitance (C_o) can be calculated to be 5.1×10^{-7} F/cm². Note that the notations used here for different thicknesses differ from those given in ref. (7).

SATURATION CURRENT AND TRANSCONDUCTANCE

The available carrier sheet concentration in the 2-DEG can be controlled by the applied gate voltage (V_{GS}) according to the relationship^(6,7)

$$qn_s = C_o (V_{GS} - V_{TH}) \quad (1)$$

$$\text{where } V_{TH} = (\phi_B - \frac{qN_D d_m^2}{2\epsilon} - \Delta\phi_C) \quad (2)$$

and the Fermi level in n-AlGaAs is assumed almost coincident with E_C . For the minimum n-AlGaAs thickness $d_m = 70\text{\AA}$, when $N_D = 2 \times 10^{18} \text{ cm}^{-3}$, $\Delta\phi_C \approx 320 \text{ mV}$ (the heterojunction discontinuity potential), and $V_{GS} \sim |\phi_B|$, the maximum effective bias voltage ($V_{GS} - V_{TH}$) becomes 400 mV. However, using $n_{s0} = 1.41 \times 10^{12} \text{ cm}^{-2}$ one obtains $qn_{s0}/C_o = 442 \text{ mV}$. Using a lower value of n_{s0} reported by Lee et al.⁽⁸⁾ this bias becomes 345 mV. Thus there arises the uncertainty as to which value should be taken for calculations. For the calculations reported in this paper maximum effective bias used is 442 mV and other values used are 221 mV and 110.5 mV. Use of 345 mV instead of 442 would reduce the saturation current and the transconductance as given later in Table II, by less than 25% and 2.4%, respectively; the series source and drain resistance would change negligibly because of the contact resistance. The H.F. performance, as

presented later in Table III, would not be significantly affected by the possible difference in the maximum bias voltage cited.

The d.c. and small-signal a.c. parameters values were calculated using the equations⁽⁹⁾ given in Table I. The saturation current and transconductance expressions were obtained assuming that the current saturation occurs due to carrier velocity saturation^(10,11). The output conductance (g_o) was not determined theoretically instead assumed values have been used in the present calculations on the basis of experimentally observed behavior of this parameter in short channel devices. For example, in the $0.25\mu\text{m}$ gate-length devices with $2.1\mu\text{m}$ and $0.5\mu\text{m}$ channel g_m/g_o values of 10 and 12.3 respectively have been observed⁽²⁾. The saturation carrier velocities in these two channel length cases were 1.1×10^7 cm/sec and 1.9×10^7 cm/sec respectively. This apparent increase in the steady state carrier saturation velocity with reducing channel length is caused by the reduction of collisions giving rise to what is known as the ballistic motion⁽¹²⁾. A recent study⁽¹³⁾ of high field electron transport in GaAs has revealed that the peak steady state electron velocity can approach 4×10^7 cm/sec for $0.5\mu\text{m}$ channel under a uniform field of 10 kV/cm. It is however, difficult to translate this high carrier velocity in an FET channel where the field is highly non-uniform and perhaps for this reason the effective saturation velocity is v_{sat} in a $0.5\mu\text{m}$ channel⁽²⁾ is only 1.9×10^7 cm/sec. The assumed manner in which the carrier mobility depends on the electric field is indicated in the mobility expression given in Table I and this has been used in the present design calculations as others have used previously⁽¹¹⁾.

The current and transconductance values calculated for the assumed $0.25\mu\text{m}$ gate-length device with 1mm gate width at specified gate bias conditions are presented in Table II.

Table I. Device Performance Equations and Assumptions

Basic Equations	Assumptions
1. Drain saturation current vs. gate voltage $I_{D-sat} = g_m _{max} V_c (1 + U_G - \sqrt{1 + 2U_G})$ where $U_G = V_G/V_c$ and $g_m _{max} = \frac{Z \epsilon_s v_{sat}}{d_m + d_s + d_i}$	Z: channel width $V_G: (V_{GS} - V_{TH})$ ϵ_s: semiconductor permittivity $V_c = L_g \mathcal{E}_c$ L_g: gate length $\mathcal{E}_c = v_{sat}/\mu_0$ $\mu = \mu_0/(1 + \mathcal{E}/\mathcal{E}_c)$
2. Transconductance vs. gate voltage $g_m = g_m _{max} \left(1 - \frac{1}{\sqrt{1 + 2V_G/V_c}}\right)$	γ_1 approaches unity with the increase of velocity saturated carriers.
3. Input gate capacitance $C_G = \frac{\gamma_1 Z \epsilon_s L_g}{d_m + d_s + d_i}, \quad \frac{2}{3} \leq \gamma_1 \leq 1$	
4. Drain-to-gate feedback capacitance $C_{DG} = Z \epsilon_s \gamma_2, \quad \gamma_2 \approx 1$	γ_2 depends on the location of the saturation point and additional contributions from interelectrode parasitic effects.
5. Drain-to-source output capacitance $C_{DS} = Z \epsilon_s K(m)/2K(n)$	K: complete elliptic integral of the first kind L_{CH}: channel length $n = L_g/L_{CH}$ $m^2 + n^2 = 1$
Amplifier Performance	
6. Upper-bound of maximum available power gain, $G_{MA} _{up} \approx \frac{\theta}{4} \left(\frac{f_T}{f}\right)^2 \left(\frac{g_m}{g_0}\right)$	$G_{MA} _{up} = \frac{(\gamma_{21})^2}{4 \operatorname{Re}(Y_{11}) \operatorname{Re}(Y_{22})}$ $f_T = \frac{g_m}{2\pi C_G}$

Table I (continued)

Basic Equations	Assumptions
where $\frac{1}{\theta} = \frac{1}{\eta} + (r_{SS} + r_{GG}) g_m / \Delta$ $3 \leq \eta \leq 5$ 7. Upper-bound of maximum oscillation frequency, $f_{\max up} \approx f_{\tau} \sqrt{\frac{\theta}{4} \left(\frac{g_m}{g_o} \right)}$ 8. Maximum stable power gain margin, $G_{ms} \approx \left(\frac{f_{\tau}}{f} \right) \frac{C_G}{C_{DG}} \frac{1}{\Delta} \frac{1}{\gamma_3}$ 9. Actual maximum available power gain, $G_{mA} = \frac{G_{mA up}}{1 + \delta_F}$ 10. Maximum frequency of oscillations $f_{\max} = \frac{f_{\max up}}{\sqrt{1 + \delta_F}}$	$\eta = \frac{1}{g_m r_{CH}}$ $\Delta = (1 + g_m r_{SS})$ g_o: output conductance r_{SS}: source resistance r_{GG}: gate series resistance $g_m \gg \omega C_{DG}$ (see Appendix A.1) $\gamma_3^2 = 1 + \left(\frac{1}{\eta} + \frac{g_m r_{SS}}{\Delta} \right)^2$ $\delta_F \approx \frac{C_{DG}(1 + 2.5C_{DG}/C_G) \Delta^3}{5C_G g_o (r_{CH} \Delta + r_{SS} + r_{GG})}$ (See Appendix A.2)

PARASITIC CAPACITANCE AND RESISTANCE ELEMENTS

The origins of parasitic capacitance elements are identified in the device cross-sectional schematic shown in Figure 2(a) and an equivalent network representation that includes these elements is shown in Figure 2(b).

The most important of the parasitic capacitances is the drain-to-gate feedback capacitance (C_{DG}). This mainly consists of the sidewall depletion in the n-AlGaAs, a small parasitic coupling between the metal gate edge and the 2-DEG, and another small parasitic component outside of the semiconductor between the metallized gate and drain sidewalls. Under a large operating drain voltage the semiconductor depletion sidewall capacitance will tend to decrease. A detailed calculation⁽¹⁴⁾ of this capacitance is difficult, however an approximate realistic value can be obtained considering that this is equivalent to the edge region fringing capacitance between a parallel plate capacitor with the lower plate (channel) extending indefinitely beyond the edge of the upper plate (gate). This is almost independent of the separation between the parallel plates as indicated in Table I. This capacitance can be represented in two parts, one being the inner component and the other the outer component (see Figure 2(a)). The total value of C_{DG} for a $0.25\mu\text{m}$ drain/gate separation can have a maximum value of 0.203pF/mm and a minimum value of 0.155pF/mm depending on the drain bias voltage. Included in this is the capacitance between the metallization sidewalls ($\sim 0.035\text{pF/mm}$).

The source-to-gate capacitance (C_{SG}) has a similar origin as that of C_{DG} and due to a lower gate/source voltage its value would be larger than that of C_{DG} . In a device with a minimum depletion depth ($\sim 210\text{\AA}$) and a gate-length of $0.25\mu\text{m}$, the gate capacitance C_G becomes much larger than C_{SG} and for this reason an exact knowledge of the latter is unimportant.

The source-to-drain parasitic capacitance (C_{DS}) can be modeled⁽⁸⁾ by assuming that this is equivalent to the one-sided capacitance between two conducting co-planar stripes separated by a small gap⁽¹⁵⁾. This will be distributed between the drain and source resistances. For $0.25\mu\text{m}$ gate-length and $0.75\mu\text{m}$ channel length this capacitance becomes $\sim 0.084\text{pF/mm}$. There is another inner component of C_{DS} due to the distributed channel resistance under the gate and its coupling with the drain conducting region via the buffer layer (see Figure 2(b)). This capacitance could be as much as the outer component of C_{DS} cited above.

There are three resistances that can be presented in series with the terminals of the FET structure. The most important of these is the source series resistance (r_{SS}); it consists of two parts - one arises due to the contact resistance (ρ_c) and the other is due to the ungated channel between the source and the gate. Assuming $n_{s0} \approx 1.41 \times 10^{12} \text{ cm}^{-2}$ and a mobility value of $8 \times 10^3 \text{ cm}^2/\text{Vsec}$, one obtains $0.235\Omega\text{mm}$ for the contact related part of r_{SS} when $\rho_c = 10^{-6} \Omega\text{cm}^2$. Assuming a source/gate separation of $0.25\mu\text{m}$ one obtains $0.083\Omega\text{mm}$ for the ungated part of r_{SS} for the same mobility and sheet carrier concentration values. This would imply that r_{SS} can have a value of $\sim 0.32\Omega\text{mm}$. This is quite in line with the reported⁽⁴⁾ value of $\sim 1.27\Omega\text{mm}$ for a gate/source gap of $0.7\mu\text{m}$. For the determination of the drain series resistance (r_{DD}) a similar approach can be used and usually its value can be somewhat higher than r_{SS} due to a higher gate/drain separation. However, too high a separation in sub-half-micron gate could be deleterious to obtaining a high carrier saturation velocity.

The series resistance of the gate metallization is usually lowered by parallel gate pad arrangement such that only small fraction of the entire gate width (Z) is encountered in signal flow-path. For millimeter-wave devices

this fractional gatewidth should remain below $50\mu\text{m}$ so that lumped network element modeling concept is not invalidated. By a careful arrangement of the gate metallization, Chao, et al.⁽⁴⁾ have demonstrated that for $150\mu\text{m}$ gate width for $0.25\mu\text{m}$ gate-length a gate resistance (r_{GG}) value of 0.8Ω is possible. An extrapolation based on this value with multiple gate pad arrangement should give r_{GG} below 0.1Ω for a total gate width of 1 mm . In discrete devices wirebonding and distributed gate pattern would require an appropriate representation by suitable inductive elements in series with the gate, source and drain terminals. However, in integrated circuits their effects can be minimized or absorbed in passive circuit-elements by a careful chip layout procedure. In this work these inductances are considered to be absent.

POWER GAINS AND AMPLIFIER STABILITY

Depletion mode high electron mobility FET structures were analyzed⁽¹⁶⁾ for power gain and stability performance, based on n-AlGaAs doping concentration of $\sim 7 \times 10^{17}\text{ cm}^{-3}$ and gate-lengths of 1 , 0.5 and $0.25\mu\text{m}$ with different channel lengths, using the detailed form of the equivalent network model (see Figure 2(b)) following the standard circuit analysis approach.⁽¹⁷⁾ Due to the large values of the parasitic resistance and capacitance elements and comparatively low values of the gate capacitance no useful simplification of the power gain expressions could be made and the calculated data indicated that although there is potential power gain in some cases the stability margins in all cases were too small for practical use. However, when the parasitic capacitance values are much lower than the active gate capacitance magnitude, and the associated parasitic RC time constant values are much smaller than the effective channel carrier transit time then the power gain expressions can be

simplified as given in eqns. 6, 7 and 8 of Table I. It is particularly instructive to note how a high $g_m r_{ss}$ product can reduce the upper-bound of the power gain by 6 to 8 dB depending on the value of n , and also its influence on the stable power gain margin. The basis for the derivation⁽¹⁸⁾ of the upper-bound of the power gain is given in Appendix A.1.

In the case when the drain-to-gate feedback capacitance is not negligible comparable to the gate capacitance, the actual power gain can become lower than its upper-bound value. Approximate results representing this situation are also given in eqns. 9 and 10 in Table I, and the relevant analytical steps are given in Appendix A.2. For the purpose of numerical determination of various power gains versus frequency behavior of a 0.25 μ m gate-length device with a high aspect ratio, all structural dimensions and relevant electrical parameter values are listed in Table II. The results showing the upper-bound of power gain performance are given in Table III(a).

Prediction of realistic values of f_{max} and power gain at f_T would be of great interest to those who are currently involved in the R and D activities concerning HEMT structures. For this reason calculations based on the equations obtained in this paper and reported by others^(19,20) are compared in Table III(b) for the selected device structure. The equation for f_{max} obtained by Wolf⁽¹⁹⁾ can be recast in the following manner,

$$f_{max} \approx \frac{f_T}{\sqrt{4g_o(R_{CH} + r_{SS} + r_{GG}) + \frac{2C_{DG}}{C_G} \left\{ \frac{C_{DG}}{C_G} + g_m(R_{CH} + r_{SS}) \right\}}} \quad (3)$$

For comparison purposes the f_{max} equation given in Table I (eqn.10) can also be rearranged in the same fashion, as given below:

$$f_{max} = \frac{f_T}{\sqrt{4g_o(R_{CH} + \frac{r_{SS} + r_{GG}}{\Delta}) + \frac{4}{5} \frac{C_{DG}}{C_G} (1 + \frac{2.5C_{DG}}{C_G}) \Delta^2}} \quad (4)$$

TABLE II: PHYSICAL AND ELECTRICAL PARAMETERS (300K)

(a) Calculated parameters vs. gate bias voltage

$(V_{GS}-V_{TH})$	I_{D-sat}	g_m	$1/g_m$	n	r_{CH}	γ_1	C_G	C_G/C_{DG}	f_τ	$\tau = C_G/g_m$
mV	mA/mm	mS/mm	$\Omega \cdot mm$	-	$\Omega \cdot mm$	-	pF/mm	-	GHz	psec
442	256.2	725.1	1.379	3	0.4596	0.98	1.248	8.05	92.4	1.72
221	104.5	638.8	1.575	3.5	0.4500	0.95	1.210	7.80	83.4	1.91
110.5	39.6	523.3	1.911	4.5	0.4244	0.90	1.146	7.39	71.6	2.22

(b) Assumed parameters

$$\begin{aligned}
 d_m &= 70 \text{ \AA} & \mu_o &= 8 \times 10^3 \text{ cm}^2/\text{Vsec} & \rho_c &= 10^{-6} \text{ } \Omega\text{-cm}^2 \\
 d_i &= 80 \text{ \AA} & \epsilon &= 1.07 \times 10^{-12} \text{ F/cm} & r_{GG} &= 0.1 \Omega \\
 d_s &= 60 \text{ \AA} & v_{sat} &= 1.9 \times 10^7 \text{ cm/sec} & & (\text{for } Z = 0.1 \text{ cm}) \\
 L_g &= 0.25 \mu\text{m} & \Delta\phi_c &= 320 \text{ mV} & r_{DG} &= 0 \\
 L_{CH} &= 0.75 \mu\text{m} & n_{so} &= 1.41 \times 10^{12} \text{ cm}^{-2} & g_m/g_o &= 10 \\
 Z &= 0.1 \text{ cm} & & & &
 \end{aligned}$$

$$C_{SG} \ll C_G$$

(c) Calculated fixed parameters:

$$\begin{aligned}
 \rho_s &= 555 \Omega/\text{square} & g_{m/\text{max}} &= 968 \text{ mS/mm} \\
 \mathcal{E}_c &= 2.375 \times 10^3 \text{ V/cm} & r_{SS} &= 0.32 \Omega \cdot mm \\
 V_c &= 59.3 \text{ mV} & r_{DD} &= 0.32 \Omega \cdot mm \\
 V_{TH} &\approx 500 \text{ mV} & C_{DG} &= 0.155 \text{ pF/mm.}
 \end{aligned}$$

TABLE III. (a). BIAS DEPENDENCE OF UPPER-BOUND PERFORMANCE

I_{D-sat} mA/mm	f_{τ} GHz	$G_{MA/UP}$ at f	G_{MS} at f	$f_{max/UP}$ GHz
256.2	92.4	6.33dB	6.67dB	191
104.5	83.4	6.93dB	6.70dB	185
39.6	71.6	7.84dB	7.15dB	176

(b) COMPARISON OF ACTUAL PERFORMANCE WHEN $f_{\tau} = 92.4$ GHz

Performance	(Wolf) ⁽¹⁹⁾	(This work)	(Curtice) ⁽²⁰⁾
f_{max} (GHz)	138.5	141	154
G_{mA} (dB) (at f_{τ})	3.54	3.73	4.46

where

$$\Delta = (1 + g_m r_{SS})$$

There are differences in these two equations and reason is that Wolf⁽¹⁹⁾ ignored the source feedback term $g_m r_{SS}$, and his estimation of the imaginary part of y_{21} was also different (see Appendix A.2). Nevertheless, the closeness of results calculated from these equations are quite remarkable in the specific case considered. The equation reported by Curtice⁽²⁰⁾ gives the highest value since he introduced a negative term under the square root sign in eqn.(3) that includes the effect of the inner part of C_{DS} as shown in Figure 2.

The significance and importance of the proposed high gate aspect ratio design can be best appreciated by focussing on the ratio C_{DG}/C_G in eqn.(8) of Table I and in eqn.(4). In the former, at f_T and beyond the stability is seen to be directly proportional to the aspect ratio (see also eqns. 3 and 4 in Table I). In the latter, the aspect ratio should be high for the realization of the upper-bound of performance.

DEVICE REALIZATION

Manufacturing of high aspect ratio enhancement-mode HEMT's would require careful control of the thickness and doping concentration in the n-AlGaAs layer and its protection from the effect of free-surface potential in the gate-to-drain and gate-to-source separation regions. A structure that would achieve these objectives is schematically shown in Figure 3. In the gate region the capping n-GaAs layer is removed by etching utilizing the differential etching properties⁽⁵⁾ of AlGaAs and GaAs. The thickness of this layer is predetermined and grown by MBE technique. A typical combination of doping and thickness values are indicated in Figure 3. For approximately zero threshold voltage and complete depletion of the n-AlGaAs layer, under the maximum

allowed positive gate bias voltage, the relevant band and field diagrams are shown in Figure 4. The extent of the total gate voltage swing is indicated by the hatched area, plus that due to d_i .

Note that the gate metal not only forms Schottky barrier at the n-AlGaAs interface, the same is also formed at the n-GaAs sidewalls. This provides complete electrical isolation due to depletion and for this reason the n-GaAs layer doping should be not too high. Within the interelectrode spacing n-AlGaAs also provides 2-DEG to the n-GaAs and this should have no undesirable effects on the device performance. The free-surface potential should only affect the n-GaAs surface and thus protect the thin active n-AlGaAs layer and this could enhance the device reliability.

For convenience the gate metallization can be achieved by a technique similar to that employed in the self-aligned gate technique⁽³⁾ involving refractory metals. This would permit alloying of the source and the drain ohmic contacts after the gate is defined. The gate aspect ratio in the suggested device structure could easily exceed ten for a gate-length of $0.25\mu\text{m}$ as required for the desired millimeter-wave performance.

DISCUSSIONS AND CONCLUSIONS

The calculated power gain performance, based on device parameter values, in line with what have been reported in the literature, clearly demonstrate the feasibility of achieving millimeter-wave HEMT structure that would operate in enhancement mode. It is perhaps not unrealistic to extrapolate this to MESFET structures, too. For practical realization of very thin depletion depth under the gate electrode it might even be appropriate to increase the doping concentration to $4 \times 10^{18} \text{cm}^{-3}$. The need to reduce the source series resistance is there, however, an order of magnitude reduction of the contact resistivity will be required to reduce r_{SS} by a factor of two. The parameters

that have the most influence on the power gain performance are the carrier saturating velocity (through f_T) and the voltage gain factor (g_m/g_o), assuming that the gate aspect ratio has already been fixed due to practical limitation. Since v_{sat} and g_o both increase with the reduction of channel length, no easy compromises are possible to achieve high power gains at higher and higher frequencies. To improve the situation in sub-half-micron structures, reduction of g_o by incorporation⁽²¹⁾ of a carefully buried p^+/n^+ region below the active channel, that would naturally be fully depleted, should be considered.

The predicted upper-bound values of the maximum frequency of oscillations (191GHz) and the power gain (6.33 dB) at 92.4 GHz are encouraging figures for future development and research. However, for the aspect ratio used, the feedback capacitance is still appreciable compared to the gate capacitance and this reduces the f_{max} and power gain at 92.4 GHz considerably as given in Table III(b). It is believed that by further increasing the aspect ratio, by reducing spacer layer and/or the n-AlGaAs layer thickness (by increasing doping), the actual performance may be pushed towards the upper-bound values of the structure. Reduction of contact resistance would also be helpful.

In view of the imprecise values of v_{sat} and g_o , at the present state of understanding of device physical processes, it is not possible to predict exactly as to how high in frequency the device performance can be extended. Nevertheless, aided by the proposed high gate aspect ratio design approach, it should be possible to obtain reasonable millimeter-wave amplifying performance from a 0.25 μ m gate HEMT Structure. This being an enhancement HEMT its usefulness in high speed switching circuits need not be further emphasized.

ACKNOWLEDGMENTS

The author would like to thank Drs. P. Stover, D. Langer, and C. Litton for their encouragement and support. He is also thankful to Dr. G. Norris for useful discussions on heterostructure transport properties. He is grateful to the reviewers for their critical evaluation and helpful suggestions.

Appendix A

A.1 The Basis for $G_{mA/up}$ Expression

The network model of Fig. 2(b) can be used to define Y' -parameters that includes the effects of r_{SS} and then the overall Y -parameters can be calculated by including the effects of r_{GG} . Following this approach the upper-bound of the maximum available power gain can be approximated to

$$\frac{1}{4} \frac{|Y_{21}|^2}{\text{Re}(Y_{11})\text{Re}(Y_{22})} \approx \frac{|Y'_{21}|^2}{4\omega^2 C_G'^2 (r_{CH}' + r_{GG}') g_o'} \quad (1)$$

where $r_{CH}' = \frac{\Delta}{ng_m} + r_{SS}$; $g_o' = g_o/\Delta$

$$C_G' = C_G/\Delta ; \Delta = 1 + g_m r_{SS}$$

and $|Y'_{21}| \approx g_m/\Delta$
These approximations are valid when r_{GG} is low, c_{DG} is much smaller than C_G and $\omega^2 C_{DG}^2 (r_{DD}/g_o') \ll 1$, as would be the case for high aspect ratio designs. A final form of eqn.(1) above is given in Table I eqn.(6).

A.2 The Effect of C_{DG} on the Power Gain

In practice C_G/C_{DG} ratio may be less than 10, and this could have noticeable effect on the actual power gain. This effect can be calculated by not neglecting the $\text{Re}(Y_{12} Y_{21})$ term in the stability factor given by,

$$K = \frac{2\text{Re}(Y_{11})\text{Re}(Y_{22}) - \text{Re}(Y_{12} Y_{21})}{|Y_{12} Y_{21}|} \quad (2)$$

when $K \geq 2$, which is usually true above f_T , the actual gain can be written as

$$G_{mA/up} = \frac{G_{mA/up}}{1 + \delta_F} \quad (3)$$

$$\text{where } \delta_F = \frac{-\text{Re}(Y_{21} Y_{22})}{2 \text{Re}(Y_{11})\text{Re}(Y_{22})}$$

In reference (18), the intrinsic Y_{21}^i parameter is given by,

$$Y_{21}^i = \frac{g_m \exp(-k_{cof}/sf_T)}{1 + jf/sf_T} \quad (4)$$

where $s=4$ and $k_{co} \approx 0.61$, similar to those for MOSFET's^(22,23). For frequencies below $2f_T$, the imaginary part of Y_{21}^i as given in eqn.(4) and the same quantity as may be obtained from the intrinsic part of the network model in Fig. 2(b) can be shown to become, $-j\omega C_G(k_{co}+1)/s$ and $-j\omega C_G/\eta$, respectively. This difference arises due to the network representation of g_m with reference to the signal voltage across the gate capacitance. However, the magnitude $|Y_{21}|$ remains nearly the same in both representations. Thus for greater accuracy, we have taken

$$\text{Im}(Y_{21}^i) \approx -j \frac{\omega C_G}{2.5} \quad (5)$$

The value of the delay factor k_{co} in eqn.(4) can be increased to represent additional delay that takes place in the velocity saturated region near the drain and in that case the factor 2.5 should be appropriately reduced. Thus from above we have

$$\text{Re}(Y_{12}Y_{21}) \approx -\omega^2 C_{DG} \left(C_{DG} + \frac{C_G}{2.5} \right) \quad (6)$$

and for the product $\text{Re}(Y_{22})\text{Re}(Y_{11})$, the approximate form in the denominator of eqn.(1) above can be used. Finally, the expression of G_{mA} and f_{max} , as given in Table I, can be obtained.

REFERENCES

1. H. Yamasaki, E. T. Watkins, J. M. Schellenberg, L. H. Hackett and M. Feng, "Design of Optimized EHF FET's", 1983 IEEE/Cornell Conference on High-Speed Semiconductor Devices and Circuits, Cornell University, Ithaca, NY, 15-17 August 1983.
2. P. C. Chao, P. M. Smith, S. Wanuga, W. H. Parkins and E. D. Wolf, "Channel-Length Effects in Quarter-Micrometer Gate-Length GaAs MESFET's", IEEE Electron Dev. Lett. Vol. EDL-4, pp. 326-328, 1983.
3. N. Kato, Y. Matsuoka, K. Ohwada and S. Moriya, "Influence of n^+ Layer-Gate Gap on Short-Channel Effects of GaAs Self-aligned MESFET's (SAINT)", IEEE Electron Dev. Lett. Vol. EDL-4, pp. 417-419, 1983.
4. P. C. Chao, T. Yu, P. M. Smith, J. C. M. Hwang, S. Wanuga and W. H. Parkins, "Quarter-Micron Gate Length Microwave High Electron Mobility Transistors", 1983 IEEE/Cornell Conference on High-Speed Semiconductor Devices and Circuits, Cornell University, Ithaca, NY, 15-17 August 1983. (Also appeared in Electronics Lett., Sep 83, pp. 326-328. Correction, Oct 83, p. 389).
5. T. Mimura, K. Nishiuchi, M. Abe, A. Shibatomi and M. Kobayashi, "High Electron Mobility Transistors for LSI Circuits", Digest of Tech. Papers, IEDM, Washington DC, 5-7 December 1983. Also in IEDM 83, pp. 99-102.
6. D. Delagebeaudeuf and N. T. Linh, "Metal-(n)AlGaAs-GaAs Two-Dimensional Electron Gas FET", IEEE Trans. on Electron Devices, ED-29, pp. 955-960, 1982.
7. K. Lee, M. S. Shur, T. J. Drummond and H. Morkoc, "Current/Voltage and Capacitance/Voltage Characteristics of Modulation-Doped Field-Effect Transistors", IEEE Trans. on Electron Devices, Vol. ED-30, pp. 207-212, Mar. 1983. Correction, Oct 83 p. 1419.
8. K. Lee, M. Shur, T. J. Drummond and H. Morkoc, "Electron Density of the Two-Dimensional Electron Gas in Modulation Doped Layers", J. Appl. Phys. vol. 54(4) pp. 2093-2096, 1983.

9. M. B. Das, "D.C. and Small Signal A.C.-Characteristics of n-AlGaAs/GaAs HEMT Structures", Research Report #2 and "Network Models of Microwave HEMT Structures", Research Report #3, AFWAL/AADR, Wright-Patterson AFB OH 45433, 1983.
10. K. Lehovec and R. Zuleeg, "Voltage-Current Characteristics of GaAs and J-FET's in the Hot Electron Range", Solid-State Electronics, Vol. 13, pp. 1415-1426, 1970.
11. R. Zuleeg and K. Lehovec, "Temperature-Dependence of the Saturation Current of MOST's", IEEE Trans. on Electron Devices, Vol. ED-19, pp.987-989, 1968.
12. L. F. Eastman, "Use of Molecular Beam Epitaxy in Research and Development of Selected High Speed Compound Semiconductor Devices", J. Vac. Sci. Technol. B, Vol. 1, No. 2, pp. 131-134, April-June 1983.
13. B. R. Nag and M. Debroy, "Electron Transport in Sub-Micron GaAs Channels at 300K", Applied Phys. A, Solids and Surfaces Vol. 31, pp. 65-70, 1983.
14. E. Wasserstrom and J. McKenna, "The Potential Due to a Charged Metallic Strip on a Semiconductor Surface", Bell Syst. Tech. J., Vol. 49, pp.853-877, 1970.
15. W. R. Smythe, Static and Dynamic Electricity, McGraw-Hill, (1950).
16. M. B. Das, "Power Gain Versus Frequency Behavior of HEMT Structures", Research Report #4, AFWAL/AADR, Wright-Patterson AFB OH 45433, Oct. 1983.
17. J. M. Rollett, "Stability and Power Gain Invariants of Linear Two-Parts", Trans. Circuit Theory, Vol. CT-9, pp. 29-32, 1962.
18. M. B. Das and P. Schmidt, "High Frequency Limitations of Abrupt-Junction FET's", IEEE Trans. on Electron Devices, Vol. ED-20, pp.779-792, 1973.
19. P. Wolf, "Microwave Properties of Schottky-Barrier Field Effect Transistors", IBM J. Res. Dev., Vol. 14, pp.125-141, 1970.

20. W. R. Curtice, "The Performance of Submicrometer Gate-Length GaAs MESFET's", IEEE Trans. on Electron Devices, Vol. ED-30, pp.1693-1699, 1983.
21. T. S. Tan, E. B. Stoneham, G. Patterson, and D. M. Collins, "GaAs FET Channel Structure Investigation using MBE", GaAs IC Symposium Digest, pp.38-41, 1983.
22. M. B. Das, "High Frequency Network Properties of MOS Transistors Including the Substrate Resistivity Effects", IEEE Trans. Electron Devices, Vol. ED-16, pp.1049-1069, 1969.
23. M. B. Das, "Generalized High-Frequency Network Theory of Field-Effect Transistors", Proc. Inst. Elec. Eng. (London), Vol. 114, pp.50-59, 1967.






Figure 1. The effects of n-AlGaAs layer thickness variation on the magnitude of the forward bias required to obtain the same value of n_{so} .



(a)



(b)

Figure 2. (a) Cross-sectional schematic of a HEMT structure, and its
(b) lumped equivalent network representation. (Circuit elements shown by dotted lines are of less significance.)

A HIGH-ASPECT-RATIO S.B.-GATE ENHANCEMENT-MODE HEMT STRUCTURE




Figure 3. Cross-sectional schematic of a proposed high aspect ratio enhancement-mode HEMT structure.

On the Determination of Source and Drain Series Resistances of MESFET's

S. CHAUDHURI AND M. B. DAS, SENIOR MEMBER, IEEE

Abstract—Based on an implicit analytic solution of current transport equations applicable to a forward-biased Schottky barrier or junction-gate FET's with open drain, universal curves for three α -factors have been generated. These factors determine the channel resistance contributions to the device terminal dc and ac resistances. By measuring these resistances the values of the channel, source, and drain resistances have been determined.

USING an approximate solution to the current transport equations, under the conditions of forward-biased gate and floating drain (see Fig. 1), Lee *et al.* [1] have shown that the open-circuit drain voltage to the gate current ratio is a measure of the "end" resistance [2] that is interpreted as the sum of one-half of the channel resistance and the extrinsic source resistance (R_{SS}). In order to determine the value of R_{SS} and R_{DD} (drain resistance) they have suggested to combine these data with a plot of the measured source-to-drain resistance against the calculated values of the channel sheet resistance, corresponding to different gate bias voltages, and thus obtain the sum of R_{SS} and R_{DD} by extrapolation and hence R_{SS} and R_{DD} . This approach requires a prior knowledge of the channel sheet resistance versus gate voltage behavior. Also the solution obtained by them is based on the assumption that the channel voltage drop is much less than $\eta kT/q$, where η is the diode factor and kT/q is the thermal potential. However, this can be readily violated in practice.

We have obtained an implicit closed-form solution to the same set of differential equations without any restrictions to the channel voltage drop. This solution has enabled us to define three α -factors by which the channel resistance (R_{CH}) under the gate should be multiplied if the resistances are measured under different conditions as indicated below.

The floating drain voltage-to-gate current ratio is as follows:

$$R_f = \frac{V_{DS}}{I_g} = R_{SS} + \alpha_D R_{CH} \quad (1)$$

Manuscript received March 19, 1984; revised April 16, 1984. The work of S.C. was supported by the U.S. Air Force under Contract F33615-84-C-1423.

S. Chaudhuri is with the University Research Center, Wright State University, Dayton, OH, 45435.

M.B. Das is with the Electronic Research Branch, AFWAL/AADR, Wright-Patterson Air Force Base, OH 45433. He is serving as a visiting professor under a IPA agreement with the Air Force System Command and on leave from the Pennsylvania State University, Department of Electrical Engineering, Solid State Device Laboratory and Materials Research Laboratory, University Park, PA 16802.




Fig. 1. Schematic representation of the forward-biased MESFET with floating drain.

The small-signal transfer resistance is given by

$$r_t = \frac{\partial V_{DS}}{\partial I_g} = R_{SS} + \alpha_r R_{CH} \quad (2)$$

The small-signal input resistance is

$$r_{in} = \frac{\partial V_{GS}}{\partial I_g} = r_i + \frac{\eta kT}{q I_g} \quad (3)$$

where


$$r_i = R_{SS} + \alpha_i R_{CH} \quad (4)$$

and I_g is the gate current and V_{DS} and V_{GS} are the drain-to-source and gate-to-source voltages, respectively.

The above three α -factors are graphically presented in Fig. 2, against the normalized gate current. Note that the effective thermal potential $\eta kT/q$ and the channel resistance R_{CH} define the normalizing current I_T . It should be emphasized that these curves are universal and the limiting value of α_D is 1/2 at low currents, as obtained by Lee *et al.* [1]. The low current values of α_r and α_i are 1/2 and 1/3, respectively. This low current value of α_r can be readily obtained by taking the limiting value of the driving point impedance (z_{in}) of the conductance (diode)/resistance (channel) distributed network [3] as given in Fig. 1. Namely,

$$z_{in} = \sqrt{r_{CH}/g_D} \coth \sqrt{r_{CH} g_D L^2} \approx \frac{1}{g_D L} + \frac{1}{3} r_{CH} L \quad (5)$$

where g_D is the diode conductance per unit length, r_{CH} is the channel resistance per unit length, and L is the channel length. Assuming that the diode resistance ($\eta kT/q I_g$) is known, the difference between r_t and r_i readily gives $R_{CH}/6$ at low currents. Once a value of R_{CH} is obtained, improved values of α_r and α_i can be found from Fig. 2 by identifying an appropriate value of I_g/I_T . This will provide an improved value of R_{CH} . This process can be repeated until a steady value of R_{CH} is obtained.

Fig. 2. Universal curves for α_D , α_i , and α , versus normalized gate current.

Here we present the summary of our preliminary results that were obtained from p-n junction diode/resistance analog to demonstrate the validity of the theoretical model and its application to the determination of the series resistances of a 1- μm gate-length MESFET. The details of the theory and experimental data on different gate-length MESFET's will be published elsewhere. The diode/resistance analog consisted of 11 p-n junction diodes and ten resistors of equal value. Two sets of resistors were used—one had a value of 5.1 Ω each and the other 27 Ω each. They provided the channel resistance values of 51 and 270 Ω , respectively. The diodes were selected at a constant forward current of 0.5 mA within the forward-bias voltage range of 600 ± 6 mV. The resistors were of a tolerance of ± 5 percent. The ideality factor of the diodes was very close to 1 and the thermal potential value was 25.6 mV at room temperature. The measured and calculated values of V_{DS}/I_g , r_t , and r_i , as obtained from the analog networks, after allowing for $R_{SS} \sim 22 \Omega$, are presented in Table I. For both values of R_{CH} , the values of r_t , given in the middle column, as measured, agree quite well with those calculated. The measured values of V_{DS}/I_g on all currents appear to be slightly higher than that predicted by the theory. The measured values of r_i appear to be somewhat lower than the calculated values, particularly at high currents. These discrepancies could have been due to the mismatching of the diode I - V characteristics and the resistor elements, as pointed out earlier. Therefore, accepting these expected range of variations and some measurement errors, we can conclude that the theoretical results presented here for the current dependent parameters α_D , α_i , and α are indeed valid.

Measurements were also carried out on a 1- μm gate-length microwave MESFET under forward-bias condition for the purpose of determining approximate values of the intrinsic channel resistance (R_{CH}) and the extrinsic source resistance R_{SS} neglecting any gate series resistance. The sample was mounted with grounded source on a microwave stripline module that could readily be adopted to microwave measurement setups. Thus the measurements could only be done to determine R_{SS} and R_{CH} and not R_{DD} . Results of these measurements are presented in Table II. It is important to note that the diode small-signal resistance ($\eta kT/qI_g$) is a large component of the

TABLE I
MEASURED DATA ON p-n-JUNCTION DIODE/RESISTANCE ANALOG NETWORKS

R_{CH}	I_g	V_{DS}/I_g (ohms)		r_t (ohms)		r_i (ohms)	
		Measured	Calculated	Measured	Calculated	Measured	Calculated
270 ohms	0.1	148	132.3	13.1	12.8	—	—
	0.2	153	128.2	12.3	12.2	13.1	12.7
	0.5	148	124.2	12.5	12.4	9.9	12.2
	1.0	120.5	115.3	81.8	97.1	28.1	—
	5.0	112	93.1	53.0	66.2	15.6	—
	10.0	91	73.0	29.1	47.1	—	—
51 ohms	0.1	32	24.5	24.8	24.4	—	—
	0.2	35	24.0	19.4	21.8	—	—
	0.5	33	23.2	21.1	21.1	11	12.4
	1.0	22	22	19.5	19.4	10.5	—
	5.0	18.3	21.7	18.2	18.5	—	—
	10.0	28	18.3	11.8	11.2	—	—

$$I_T = 0.5 \text{ mA when } R_{CH} = 270$$

$$I_T = 0.04 \text{ mA when } R_{CH} = 51$$

TABLE II
MEASURED DATA ON A 1- μm GATE-LENGTH MESFET

I_g	V_{DS}/I_g	r_t	r_{in}	$\frac{\eta kT}{qI_g}$	r_i	$R_{CH} + R_{SS}$
mA	V	Ω	Ω	Ω	Ω	Ω
0.1	11.5	12.2	12.3	130	9.2	14.8
0.2	11.5	11.9	15.7	67	8.7	13.7
1.0	12.0	11.3	43.0	34	9.0	9

$$\eta = 1.2, R_{CH} = 18.7 \Omega \text{ and } R_{SS} = 3.34 \Omega$$

measured input resistance (r_{in}). Thus only results at $I_g \geq 0.25$ mA is meaningful for the extraction of r_i and hence the determination of R_{CH} and R_{SS} . By graphical presentation of r_{in} against I_g , an asymptotic representation of the diode resistance can be made that should also reveal the value of η . By increasing the gate current above 1 mA, we observed noticeable thermal effect on the measured data. Since the measurements could not be done rapidly due to possible damage to the device, we restricted our data analysis within a limited current range as indicated in Table II. All the ac measurements were performed with an ac gate-to-source voltage of 6 mV at a signal frequency of 25 kHz.

The values of R_{CH} and R_{SS} were determined utilizing the α_i and α_D curves of Fig. 1. A separate resistance measurement between the source and the drain with the gate shorted to the source indicated an approximate total resistance of 29.5 Ω . This value appears to be quite consistent with the estimated values of $R_{CH} = 18.7 \Omega$ and $R_{SS} = 3.34 \Omega$, together with an appropriate value of R_{DD} that can be expected to be higher than R_{SS} .

In conclusion, we have identified and calculated three current dependent resistances that arise due to the channel resist-

ance of a MESFET when its gate is forward biased with respect to the source and an open-circuit is maintained at the drain. We have also demonstrated that by measuring these resistances at different currents and by using the theoretical curves, channel resistance, series source, and drain resistances of MESFET's can be readily determined.

ACKNOWLEDGMENT

We would like to thank Mr. Robert T. Kemerley for pro-

viding the microwave MESFET sample and the measurement facility.

REFERENCES

- [1] K. Lee, M. Shur, K. W. Lee, T. Vu, P. Roberts, and M. Helix, "A new interpretation of 'end' resistance measurements," *IEEE Electron Device Lett.*, vol. EDL-5, pp. 5-7, 1984.
- [2] H. Fukui, "Determination of the basic device parameters of a GaAs MESFET," *Bell Syst. Tech. J.*, pp. 771-797, 1979.
- [3] H. C. Lin, "Integrated Electronics," Holden-Day, 1967, Ch. V, pp. 105-121.



END

FILMED

2-86

DTIC