Design and Simulation of an Ultra Reliable Fault Tolerant Computing System Voter and Interstage.

Abstract

The purpose of this thesis was to design a portion of the hardcore for an ultra reliable fault tolerant computing network. The design focused on the interstage, the midvalue voter, and the interface to the CPU. The design also investigated the use of the custom slave processor mode of the National Semiconductor 32016-10 CPU as the interface to the interstage. The primary focus of the design was reliability. Therefore the number of gates used was minimized as much as possible. Finally, the entire design was constructed and tested on the Valid Logic Inc. SCALD system computer aided design (CAD) workstation. Effectiveness of the CAD system for large designs was also studied.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Mar 01, 1986
Accession Number
ADA167011

Entities

People

  • Virgil K. Spurlock

Organizations

  • Naval Postgraduate School

Tags

Communities of Interest

  • Advanced Electronics
  • Energy and Power Technologies
  • Materials and Manufacturing Processes
  • Space

DTIC Thesaurus Topics

  • Aircrafts
  • Central Processing Units
  • Circuits
  • Communications Protocols
  • Computer Communications
  • Computer Programming
  • Computer-Aided Design
  • Computers
  • Control Systems
  • Decoding
  • Networks
  • Operating Systems
  • Reliability
  • Simulations
  • Simulators
  • Standards
  • United States

Readers

  • Computer Science/Computer Engineering/Data Science/Digital Signal Processing.
  • Inertial Navigation Systems.
  • Integrated Circuit Design and Technology.

Technology Areas

  • Microelectronics
  • Microelectronics - Microelectromechanical Systems