Test Procedures and Testable-Design Procedures for CMOS LSI/VLSI Circuits.
Abstract
The goals of the research on CMOS logic circuits, being performed under the support of the U.S. Army Research Office are: (i)-Investigate the most probable failure modes in CMOS logic circuits and derive fault models that can be used to analyze CMOS logic circuits. Using the derived fault models design procedures for fault diagnosis in CMOS logic circuits, and (ii)-Develop methods to design logic circuits to facilitate fault diagnosis.
Document Details
- Document Type
- Technical Report
- Publication Date
- Nov 01, 1986
- Accession Number
- ADA175620
Entities
People
- Sudhakar M. Reddy
Organizations
- University of Iowa