Rule-Based Circuit Optimization for CMOS VLSI.

Abstract

A closed-loop design system, iJADE, has been developed in Franz LISP. iJADE is a hierarchical CMOS VLSI circuit optimizer. Using a switch-level timing simulator and a timing analyzer, the program pinpoints the critical paths. The path delay reduction algorithms and a rule-based expert system are then applied to adjust transistor sizes such that the speed of the circuit can be improved while keeping constraints satisfied. iJADE is also capable of detecting and correcting the timing errors of synchronous circuits. The circuit is described in SPICE-like input format and then partitioned into blocks. Delays are computed on a block-by-block basis hierarchically, using a simple model based on input rise time, block type, and output load. Keywords include: Circuit optimization, CMOS, VLSI, and iJADE.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Jul 01, 1987
Accession Number
ADA182869

Entities

People

  • Feipei Lai

Organizations

  • University of Illinois Urbana–Champaign

Tags

Communities of Interest

  • Advanced Electronics

DTIC Thesaurus Topics

  • Algorithms
  • Artificial Intelligence
  • Computer Programming
  • Computer Programs
  • Computer Science
  • Computer-Aided Design
  • Computers
  • Digital Circuits
  • Expert Systems
  • Integrated Circuits
  • Logic Gates
  • Nand Gates
  • Operating Systems
  • Semiconductors
  • Simulations
  • Simulators
  • Solid State Electronics

Readers

  • Adaptive Control and Estimation with Uncertainty in Dynamic Systems.
  • Integrated Circuit Design and Technology.
  • Wave Propagation and Nonlinear Chaotic Dynamics.