

NO-A189 166

FOCUSED ION BEAM FABRICATION OF GRADED CHANNEL FET'S IN 1/1  
GaAs AND Si(U) MASSACHUSETTS INST OF TECH CAMBRIDGE  
RESEARCH LAB OF ELECTRONICS J MELNGAILIS 30 JUN 87


UNCLASSIFIED

MDA903-85-C-0215

F/G 20/12

ML





RESOLUTION TEST CHART

AD-A189 166

Focused Ion Beam Fabrication  
of Graded Channel FET's  
in GaAs and Si

Semiannual Technical Report  
1 January 1987 to 30 June 1987

by John Melngailis  
*DARPA*  
~~DARPA~~/DOD Contract  
MDA 903-85-C-0215

DTIC  
ELECTE  
NOV 25 1987  
S H D

Massachusetts Institute of Technology  
Research Laboratory of Electronics  
Cambridge, MA 02139

87 5087

DISTRIBUTION STATEMENT A

Approved for public release

87 5087

"Focused Ion Beam Fabrication of Graded Channel Field Effect Transistors in GaAs and Si"

Introduction:

The focused ion beam is a unique semiconductor fabrication tool with many applications. Of these, maskless/resistless implantation is perhaps the one with the greatest potential impact. It permits implant dose to be varied from point to point on a wafer. Thus devices can be fabricated side by side with different doping densities, and the doping density can be varied from point to point within a device. Thus lateral gradients of doping are possible. The aim of this contract is to produce field effect transistors in GaAs and Si with graded implants from source to drain. To achieve this, alignment procedures have to be developed to permit the focused ion beam implant to be positioned precisely relative to features fabricated by conventional means. In addition, models of the behavior of graded devices have to be developed.

Personnel working on the program:

Jarvis B. Jacobs, Grad. student, Elect. Eng. & Comp. Science  
Henri Lezec, Grad. student, Elect. Eng. & Comp. Science  
Christian Musil, Grad. student, Physics  
Len Mahoney, Lincoln Laboratory  
Dimitri Antoniadis, Associate Professor of E.E. & C.S., Coprincipal Investigator  
John Melngailis, Principal Research Scientist, R.L.E., Principal Investigator

Progress During the Fourth Half Year Period:

During this half year period our efforts have concentrated on preparing silicon devices for fabrication, preparing and implanting GaAs samples, and installing the focused ion beam machine at MIT.

1. Machine and Technology Development

(The purchase and development of the focused ion beam machine, called the Microfocus, is supported by MIT funds through the Microsystems Technology Laboratories. The outcome, however, has a direct effect on the present project and is therefore mentioned here. Also, when the machine is used for the first time to perform a demanding research task, this in itself develops the machine capability.)

The Microfocus machine was disassembled and moved to MIT on March 13, 1987. Before moving it had operated reliably at the manufacturers plant in four months. 0.1µm dots were exposed in PMMA. Complicated patterns such as Fresnel zone plates were written. The system has now been installed at MIT and is operating. Full voltage, 150 kV, has been applied, and the system has operated reliably at 120 kV with both Au/Si sources and Ga sources. The resolution was tested by putting a 0.2 µm period grating (0.1 µm linewidth) into the machine. Since the lines in the grating could clearly be resolved (see Fig. 1), the



For	<input checked="" type="checkbox"/>
Dist	<input type="checkbox"/>
Special	<input type="checkbox"/>
Availability Codes	
Dist	Avail and/or
A-1	Special




Fig. 1 Scanning ion micrograph of a free standing gold grating taken with 118 kV Ga ions. Period of the gratir, is  $0.2 \mu\text{m}$ , linewidth  $0.1 \mu\text{m}$ . The grating is free standing. The blurred area is due to the support structure under the grating.

diameter of the beam is near  $0.1\mu\text{m}$ . Experiments were carried out to test the alignment of the upper part of the column. Although the performance of the column at this point is adequate for our experiments, it is not as good as that of the two sister machines at Hughes Research Laboratories. However, because realignment is time consuming, we have postponed it until we have achieved some results with the machine in its present state. Various tests of PMMA exposure and ion milling were also carried out.

2. Si Device Fabrication

A mask set has been designed and built which has transistors of various gate lengths between  $2\mu\text{m}$  and  $9\mu\text{m}$ . See Fig. 2. A set of six wafers had the fabrication steps performed on it up to the channel doping. They are ready for the focused ion beam implantation. At the moment we do not have available the ion species needed for implantation into Si namely As and B. We expect to receive the needed ion sources from Hughes Research Laboratories.

3. GaAs Devices:

The devices fabricated earlier with graded doping, which clearly showed asymmetrical DC characteristics, have been tested at high frequency. Some of the devices showed gain up to 18 GHz but so did a control device with uniform doping profile. One of the graded devices was tested backwards, i.e., with the drain grounded instead of the source. Its  $f_{\text{max}}$  dropped from 18 to 13.5 GHz. This is encouraging since it indicates that the gradient in the doping apparently can influence the maximum frequency of operation.

A process has been conceived for implanting the channel of the FET with focused ion beam in a self aligned manner. It consists of putting a sandwich of  $\text{Si}_3\text{N}_4$ , PMMA,  $\text{SiO}_2$  and PMMA over semiinsulating GaAs, see Fig. 3. The channel is doped lightly by focused-ion-beam implanting through the sandwich. A gradient can also be produced. The PMMA is not completely exposed here. The regions adjacent to the channel are also doped but more heavily. They are exposed so that development removes the PMMA layer, leaving only the portion over the gate. The  $\text{SiO}_2$  is then etched, and the underlying PMMA is removed everywhere except under the gate electrode.  $\text{SiO}_2$  is deposited and the remaining PMMA removed. The metal electrode is evaporated into the opening which is automatically aligned with the doped channel.

We have also purchased some GaAs wafers with the surface cut at  $8^\circ$  off the crystallographic plane. This will prevent channeling during implantation. Test structures were prepared on the wafers and implanted. The implants consisted of heavily doped contact pads with more lightly doped structures in between, such as, gradients in the doping, or gratings. We will measure Gunn oscillations and observe the effect of these structures on the output. For example, a gradient may be used to produce a variable frequency as the voltage is varied, and a grating may produce higher harmonics.

25 - DRAINS

↓




Fig. 2 A diagram of the structure fabricated on silicon. It consists of a row of 25 transistors with common gate and source connections. Each transistor can be implanted differently by the focused ion beam.




Fig. 3 Process sequence for producing a self aligned GaAs FET with a gradient of doping in the channel.

## DISTRIBUTION LIST

Director Defense Advanced Research Project Agency 1400 Wilson Boulevard Arlington, Virginia 22209 Attn: Program Management	(3)
Naval Electronic Systems Command Department of the Navy Washington, D. C. 20363	(2)
Administrative Contracting Officer Room E19-628 Massachusetts Institute of Technology Cambridge, Massachusetts 02139	(1)
Director Defense Advanced Research Project Agency Attn: TIO/Admin 1400 Wilson Boulevard Arlington, Virginia 22209	(1)
Defense Technical Information Center Bldg. 5, Cameron Station Alexandria, Virginia 22314	(12)
Director Naval Research Laboratory Attn: Code 2627 Washington, D. C. 20375	(6)
TACTEC Battelle Memorial Institute 505 King Avenue Columbus Ohio 43201	(1)

END

DATE

FILMED

MARCH

1988

DTIC