

AD-A193 839


DIRECT BIT DETECTION RECEIVER PERFORMANCE ANALYSES FOR
8-DPSK (DIFFERENTIAL) (U) NAVAL POSTGRADUATE SCHOOL
MONTEREY CA H S SEKEREFEI DEC 87

1/2

UNCLASSIFIED

F/G 25/5

NL



19 (Continued)

degradations result for both DPSK modulation schemes, unless a complete phase reversal (i.e., 180°) takes place.

Accession For	
NTIS STAMP	✓
DTIC TAB	
Unannounced	
Justification	
Dist	
A-1	



V.	PERFORMANCE ANALYSES OF 16-PSK AND 16-DPSK DBDR'S WITH LOCAL OSCILLATOR PHASE ERROR	60
A.	16-PSK DBDR PERFORMANCE ANALYSIS IN THE PRESENCE OF RECEIVER LOCAL OSCILLATOR PHASE ERROR	60
B.	16-DPSK DBDR PERFORMANCE ANALYSIS IN THE PRESENCE OF RECEIVER LOCAL OSCILLATOR PHASE ERROR	69
C.	NUMERICAL RESULTS AND DISCUSSION OF RESULTS FOR 16-PSK AND 16-DPSK DBDR'S WITH RECEIVER LOCAL OSCILLATOR PHASE ERROR	76
VI.	CONCLUSIONS	80
APPENDIX A:	DBDR INPUT/OUTPUT GENERATION PROGRAM (BELIZ)	87
1.	USER GUIDE	87
2.	SOURCE CODE	89
APPENDIX B:	COMPUTER GENERATED ENCODER AND DECODER OUTPUTS	97
1.	8-DPSK TRANSMITTER	97
2.	8-DPSK RECEIVER	100
3.	16-DPSK TRANSMITTER	103
4.	16-DPSK RECEIVER	112
APPENDIX C:	COMPUTER GENERATED OUTPUTS FOR DBDR'S ERROR PATTERN ANALYSES	121
1.	8-DPSK RECEIVER	121
2.	16-DPSK RECEIVER	123
	LIST OF REFERENCES	128

LIST OF TABLES

1. COMPARISON OF CONVENTIONAL AND MODIFIED GRAY CODING SCHEMES	15
2. GRAY CODE REPRESENTATION OF PHASES FOR 8-DPSK SIGNAL SET	28
3. GRAY CODE REPRESENTATION OF PHASES FOR 16-DPSK SIGNAL SET	29

LIST OF FIGURES

1.1	Signal Constellations for (a) BPSK (b) QPSK ($M = 4$) (c) 8-PSK (d) 16-PSK	14
1.2	Symbol State Assignments for (a) 8-PSK (b) 16-PSK	17
1.3	Block Diagram of Optimum Receiver (a) Correlator Realization (b) Matched Filter Realization (from Ha [Ref. 10])	19
1.4	Bit Error Probabilities Versus E_b/N_0 for 16-PSK, 8-PSK and QPSK [Ref. 5 p.31]	20
1.5	Probability of Bit error Versus E_b/N_0 [Ref. 4]	21
1.6	Block Diagram for 8-PSK DBDR	23
1.7	PE Versus SNR (dB) for 8-PSK for Various Values of α	24
1.8	Block Diagram for 16-PSK DBDR	25
1.9	PE Versus SNR (dB) for Various α Values for 16-PSK DBDR	26
2.1	DPSK Transmitter Block Diagram	27
2.2	Encoder Matrix for 8-DPSK Signals	30
2.3	Encoder Matrix for 16-DPSK Signals	31
2.4	Carrier Modulator Structure for M-DPSK Signaling	32
3.1	General receiver block diagram for DPSK	

ACKNOWLEDGEMENTS

I would like to express my thanks to Dr. Daniel C. Bukofzer, for his experienced guidance and warm assistance in this study.

I would also like to thank my wife Selma, for relieving me of many family obligations during my studies, and especially during the research and development period of this thesis.

Finally, I wish to thank all the Turkish tax-payers, for having paid the expenses of the period required for the completion of all my education.

modulated signals is discussed in detail. Chapter IV includes the noise performance analyses of 8-PSK and 8-DPSK receivers, and Chapter V presents similar receiver analyses for 16-PSK and 16-DPSK. In both of these chapters, receiver local oscillator phase errors have been incorporated so as to be able to account for degrading effects due to improper carrier phase synchronization. The obtained mathematical expressions of receiver performance are evaluated on a computer and graphically presented as plots of bit error ratio as a function of signal to noise ratio (SNR) and phase errors.

A. BACKGROUND

Direct bit detection methods utilize two signal processing channels in the receiver in order to recover the digital information without phase angle measurements. Moreover, these methods exhibit optimum performance in a BER sense when carrier synchronization is completely achieved. Because of the attractiveness and simplicity of DBDRs, some studies have been carried out in this area, and a modified two-channel receiver for 8-PSK has been built and its noise performance measured by Thompson [Ref. 6]. Furthermore, noise performance evaluations of DBDR for 8-PSK have been presented by Myers and Bukofzer [Ref. 7], while similar analyses for the 16-PSK case can be found in Reference 8. Advantages of direct bit detection methods are well documented in these referenced works, in which all analyses have been done assuming no receiver local oscillator phase error, Gray Code bit to symbol mapping and an additive white Gaussian noise interference model. We present here 8-PSK, 8-DPSK, 16-PSK and 16-DPSK communication systems under similar assumptions, except now the receiver has an assumed known local oscillator phase error.

B. THEORY OF M-PSK COMMUNICATION SYSTEMS

1. Representation of M-PSK Signals

For M-PSK modulation with equal signal energies, a convenient representation [Refs. 3: p.p. 192-205] of the signal set is given by

$$s_i(t) = \sqrt{2E_s/T_s} \cos[2\pi f_0 t + 2\pi(i-1)/M], \quad i = 1, 2, \dots, M$$

for convenience $f_0 \gg 1/T_s$ is assumed.

A suitable orthonormal signal set for the representation of the above signals is

$$\begin{aligned}\phi_1(t) &= \sqrt{2/T_s} \cos(2\pi f_0 t) \\ \phi_2(t) &= \sqrt{2/T_s} \sin(2\pi f_0 t) \quad , \quad 0 \leq t \leq T_s\end{aligned} \quad (1.3)$$

so that by using trigonometric identities, $s_i(t)$ can be expanded in terms of $\phi_1(t)$ and $\phi_2(t)$. That is,

$$s_i(t) = \phi_1(t) \sqrt{2E_s} \cos[2\pi(i-1)/M] - \phi_2(t) \sqrt{2E_s} \sin[2\pi(i-1)/M] \quad (1.4)$$

where $i = 1, 2, \dots, M$.

A plot of the signal constellation for M-PSK is shown in Figure 1.1 for various values of M, where the coordinates of the i^{th} signal vector representing the signal $s_i(t)$ are

$$\{ \sqrt{2E_s} \cos[2\pi(i-1)/M] \} , - \{ \sqrt{2E_s} \sin[2\pi(i-1)/M] \} \quad (1.5)$$

For M-DPSK, the signal representations are exactly same as those already presented, except that the digital information is transmitted in terms of phase differences between consecutive signal transmissions, rather than absolute signal phases.






Figure 1.3 Block Diagram of Optimum Receiver (a) Correlator Realization
(b) Matched Filter Realization (from Ha [Ref. 10]).



example, under the same assumptions given in the previous paragraph, by using $\underline{D}_9$ (0110) as a row entry and $\underline{S}_7$ as a column entry in the matrix in Figure 2.3, present symbol output from encoder is found as (1111) at the intersection of the row and column of the matrix.

	SYMBOL STATE							
	$\underline{S}_6$	$\underline{S}_7$	$\underline{S}_8$	$\underline{S}_1$	$\underline{S}_2$	$\underline{S}_3$	$\underline{S}_4$	$\underline{S}_5$
DATA STATE	000	100	110	111	101	001	011	010
$\underline{D}_6 = 000$	000	100	110	111	101	001	011	010
$\underline{D}_6 = 100$	100	110	111	101	001	011	010	000
$\underline{D}_7 = 110$	110	111	101	001	011	010	000	100
$\underline{D}_8 = 111$	111	101	001	011	010	000	100	110

outputs) and of carrier frequency suitable for the transmission channel. The signal generation can be achieved via a multiplexer, whose structure is shown in Figure 2.4. For this kind of implementation, $(M-1)$ phase shift elements are needed with set phase shift values. Another approach would involve an implementation using a D.A converter along with a phase modulator which can be obtained with a VCO (see [Ref. 11: pp.269-271]).




Figure 2.4 Carrier Modulator Structure for M-DPSK Signaling.

B. COMPUTER GENERATION OF THE TRANSMITTER OUTPUTS

For computer evaluation of the M-ary DPSK communication system, a FORTRAN program called BELIZ has been written (see Appendix A). The program generates all possible data state and symbol state combinations for M-DPSK, and produces the corresponding symbol states outputs. The program outputs are given in Appendix B in tabular form along with the transmitter

For example, assuming the past symbol state is ($\underline{S}_6$) 0001 and the present symbol state is $\underline{S}_3$ (1001) from Figure 1.2.b, the angle between $\underline{S}_3$ and $\underline{S}_6$ is 3α . From Table 3., the corresponding Gray Code representation for 3α is found to be (0010), therefore the recovered data state will be $\underline{D}_{12}$.

The decoder implementation can be depicted as a matrix structure in a manner similar to that shown for the transmitter encoder in Chapter II. For 8-DPSK and 16-DPSK modulated signals, the decoder matrices are given in Figure 3.2 and Figure 3.3 respectively. For example, assuming the same conditions as in the above paragraph, by using $\underline{S}_6$ and $\underline{S}_3$ as a column and row entries for the matrix given in Figure 3.3, the recovered data state from the decoder is determined as $\underline{D}_{12}$ (0010).

		SYMBOL STATE							
		$\underline{S}_6$	$\underline{S}_7$	$\underline{S}_8$	$\underline{S}_1$	$\underline{S}_2$	$\underline{S}_3$	$\underline{S}_4$	$\underline{S}_5$
SYMBOL	STATE	000	001	011	010	110	111	101	100
$\underline{S}_6$	- 000	000	001	011	01				

S Y M B O L		S T A T E													
S ₁₁	S ₆	S ₅	S ₁	S ₉	S ₈	S ₇	S ₁₀	S ₁₅	S ₂	S ₁	S ₁₆	S ₁₃	S ₄	S ₃	
S Y M B O L	S T A T E														
S ₁₁ - 0000		0000	0001	0011	0010	0110	0111	0101	0100	1100	1101	1111	1110	1010	1001
S ₆ - 0001		0000	0000	0001	0011	0010	0110	0111	0101	0100	1100	1101	1111	1110	1010
S ₅ - 0011		0001	1000	0000											

