A Pad Router for the Monterey Silicon Compiler

Abstract

A two layer pad router is developed for the Monterey Silicon Compiler. Features include an improved pad placement routine that extracts information from the internal layout to minimize chip area and wiring lengths, and a track allocation algorithm that minimizes the use of polysilicon during net layout. The router's performance was compared to that of the MacPitt's Silicon Compiler with four distinct circuits. The Monterey pad router layouts were 5% to 25% faster, and 10% to 15% smaller than those produced by MacPitts.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Mar 01, 1988
Accession Number
ADA196522

Entities

People

  • Carlos F. Rexach

Organizations

  • Naval Postgraduate School

Tags

DTIC Thesaurus Topics

  • Algorithms
  • Boundaries
  • California
  • Classification
  • Compilers
  • Computer Programs
  • Computer Science
  • Computers
  • Electrical Engineering
  • Engineering
  • Fabrication
  • Geometry
  • Grids
  • Metal Oxide Semiconductors
  • Schools
  • Stratified Fluids
  • United States

Readers

  • Applied Combinatorial Optimization and Logic Circuit Design.
  • Database Systems and Applications
  • Integrated Circuit Design and Technology.