Gallium Arsenide Pilot Line for High Performance Components. SARGIC HFET (Self Aligned Refractory Gate Integrated Circuit/Hetro-junction FET) Design Manual

Abstract

This manual describes and layout of GaAs integrated circuits using SARGIC/HFET (Self Aligned Refractory GAte Integrated Circuit/Hetro-junction FET) process. It is divided into three sections, layout design rules, device terminal characteristics, and process control monitor (PCM). The first section outlines the layout of digital GaAs circuits in the SARGIC/HFET, 2 micrometers design rules. It describes the circuit layout procedure level by level, and includes the process's layout design rules. The second section contains the terminal characteristics of Enhancement (EHFET), Depletion (DHFET), and diode devices. This includes drain and gate I/V and capacitance curves modeled by AT&T's ADVICE circuit simulator at 25 and 125 C. The last section includes the design and layout of the Process Control Monitor (PCM). The PCM contains test structures for process control and the extraction of circuit simulator models and device S parameters. This allows the foundry to test for process biases, extract process/ device parameters, ADVICE models, and gate propagation delays and noise margins. Gallium arsenides.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Jun 02, 1988
Accession Number
ADA197568

Tags

Communities of Interest

  • Advanced Electronics

DTIC Thesaurus Topics

  • Circuit Analysis
  • Circuits
  • Digital Circuits
  • Field Effect Transistors
  • Integrated Circuits
  • Length
  • Logic Gates
  • Metal-Semiconductor Junctions
  • Metals
  • Nand Gates
  • Radiation
  • Resistance
  • Resistors
  • Schottky Diodes
  • Simulations
  • Simulators
  • Width

Readers

  • Business Analytics
  • Integrated Circuit Design and Technology.

Technology Areas

  • Microelectronics