Design Methodology Using the Genesil Silicon Compiler

Abstract

The applications of silicon compilers, and the design methodology of the Genesil Silicon Compiler are described. The performance of Genesil system library adders and multipliers are compared with comparable custom pipelined adder and multiplier circuits built on the Genesil Silicon Compiler. High performance pipeline methods are discussed. The appendix is a tutorial illustrating a Genesil system hierarchical top-down chip design, including simulation and timing analysis procedures. Keywords: Genesil silicon compiler design methodology; Custom 16 bit pipelined adder and multiplier performance; Top-down chip-design. Theses.

Open PDF

Document Details

Document Type
Technical Report
Publication Date
Sep 01, 1988
Accession Number
ADA200971

Entities

People

  • Robert H. Settle

Organizations

  • Naval Postgraduate School

Tags

Communities of Interest

  • Advanced Electronics

DTIC Thesaurus Topics

  • Application-Specific Integrated Circuits
  • Circuits
  • Compilers
  • Computer Programming
  • Computer Programs
  • Computer-Aided Design
  • Computers
  • Integrated Circuits
  • Logic Gates
  • Operating Systems
  • Polyethylenes
  • Signal Processing
  • Simulations
  • Simulators
  • Specifications
  • Standards
  • Systems Engineering

Readers

  • Integrated Circuit Design and Technology.